• All Products
  • Software Integrity
  • Semiconductor IP
  • Verification
  • Design
  • Silicon Engineering
  • Solutions
  • All Services
  • Software Security
  • Silicon Design
  • Community
  • About Us
Discover + Solutions + Services + Community + About Us SolvNet
Products + All Products + Software Integrity + Semiconductor IP + Verification + Design + Silicon Engineering
Global Sites 日本サイ ト 中文网站

SNUG Germany 2015 Proceedings

2017  |  2016  |  2015  |  2014  |  2013  |  2012

Complete Proceedings

User Papers and Presentations
A1 - Implementation - Timing & STA
Generating Scan Patterns for Scan Chains with Intermittent Timing Problems (2nd Place - Best Paper)
Author(s): Richard Illman - Dialog Semiconductor
PaperPresentation

In-Design Metal Fill Insertion for Faster Timing Convergence
Author(s): Raphael Gras, Ahmed Oumina - STMicroelectronics; Emmanuel Pluchart - Synopsys
PaperPresentation

Integrating Aging Aware Timing Analysis into PrimeTime
Author(s): Shushanik Karapetyan, Ulf Schlichtmann - Technische Universität München
PaperPresentation
A2 - Implementation - Low Power & Test
Efficiently Reducing Dynamic Power Consumption of Power Management Integrated Circuits (PMICs)
Author(s): Esra Sahin - Dialog Semiconductor
PaperPresentation

MTCMOS Based Low Power Implementation in GLOBALFOUNDRIES 28nm Process Using UPF2.0 - A Case Study (Technical Committee Award)
Author(s): Farid Labib - GLOBALFOUNDRIES; Ramin Navai - Synopsys
PaperPresentation

Optimization of Power Consumption During Scan Testing - Power-Aware DFT
Author(s): Jean-Marie Martin - Nagravision SA
PaperPresentation
A3 - Virtual Prototyping
Automated Generation of Synopsys Virtualizer Architectures Based on Hardware Descriptions in IP-XACT (1st Place - Best Paper)
Author(s): Venkateshwar Krishnamurthy, Andreas Mauderer, Jan-Hendrik Oetjens - Robert Bosch GmbH; Thomas Schumann - Hochschule Darmstadt
PaperPresentation

IQ Over IP - How to Connect an LTE Radio Communication Tester to a Virtual Platform
Author(s): Peter Blöcher, Nicolai Heilemann - Ericsson Modems
PaperPresentation

Parallel Simulation of a Virtual Platform for an Industrial Automation System - With MultiSim
Author(s): Kai Liu, Andreas von Schwerin - Siemens AG
PaperPresentation
A4 - Analog Verification
A Reusable and Scalable Approach for Analog Focused Mixed-signal Verification (3rd Place - Best Paper)
Author(s): Roland Lengfeldner - Infineon Austria AG
PaperPresentation

CCK - Using TCL API with Static Voltage Propagation for Detection of ESD and Stress Violations
Author(s): Catalin Tugui, Lior Dagan - Dialog Semiconductor
PaperPresentation

Transistor Level Static Checks in an Automotive Design-Environment Using Synopsys CCK (Technical Committee Award Honorable Mention)
Author(s): Erich Gottlieb - Micronas GmbH
PaperPresentation
A5 - Digital Verification - Assertions, Fault Injection, & Analog Modeling
Fault Analysis Best Practices with Certitude
Author(s): Luca Bizjak, Massimiliano Fieni, Meng Sun - Infineon Technologies Austria AG
PaperPresentation

How to Use the New System Verilog Nettypes to Address the Analog SoC Integration Verification
Author(s): Joachim Geishauser, Thomas Theisen - Freescale Halbleiter Deutschland GmbH
PaperPresentation

SystemVerilog Assertions Verification with SVAUnit
Author(s): Ionut Ciocirlan, Andra Radu - AMIQ Consulting
PaperPresentation
A6 - Digital Verification - UVM
Stepwise Migration to UVM in the Course of One SoC Project
Author(s): Stephan Rüttiger, Michael Rohleder, Cristian Macario - Freescale
PaperPresentation

Using Synopsys VCS to Connect a Company's SystemC Verification Methodology to Standard Concepts of UVM
Author(s): Frank Poppen - OFFIS Institute for Information Technology; Marco Trunzer, Jan-Hendrik Oetjens - Robert Bosch GmbH
PaperPresentation

Versatile UVM Scoreboarding
Author(s): Jacob Sander Andersen, Peter Jensen, Kevin Steffensen - SyoSil Aps
PaperPresentation
B3 - System Design and HW Prototyping
Design of an ISA-Extension for an Image Processing ASIP
Author(s): Jones Y. Mori, Frederik Kautz, Michael Hübner - Ruhr-University Bochum
PaperPresentation

Multi-core SoC Mixed Mode Prototyping Using Synopsys HAPS-70 System
Author(s): Pavel Osipenko, Grigory Khrenov, Grigory Antyufeev, Ivan Averin, Andrey Didenko, Maxim Furseev, Constantine Gurin, Igor Suetinov - Baikal Electronics, Russia
PaperPresentation

Virtual Development on Mixed Abstraction Levels - An Agricultural Vehicle Case Study
Author(s): Matthias Jung, Songlin Piao, Thiyagarajan Purusothaman, Xiao Pan, Christoph Grimm, Karsten Berns, Norbert Wehn - University of Kaiserslautern; Thomas Kuhn - Fraunhofer Institute IESE
PaperPresentation
B4 - Analog Verification
Analog/Mixed-signal Data Management with Custom Designer and Cliosoft
Author(s): Thilo Schmidt - Elmos Semiconductor AG
PaperPresentation
B6 - Digital Verification - AMS, UVM, & Debugging
Extending New Verification Techniques to Mixed-signal SoCs with VCS AMS
Author(s): Alessandro Valerio, Mauro Scandiuzzo, Pierluigi Daglio - STMicroelectronics; Helene Thibieroz, Massimo Prando, Carlo Borromeo - Synopsys
PaperPresentation

Navigating Your Way Toward UVM Version 1.2
Author(s): John Aynsley, David C. Black, Eileen R. Hickey - Doulos
PaperPresentation
Tutorials
B1 - Implementation - Synthesis
Achieving Optimal Quality of Results faster with Design Compiler
Author(s): Jean-Pierre Popieul - Synopsys
Tutorial
B4 - Analog Verification
How the Custom Designer Simulation and Analysis Environment (SAE) Can Improve Your Circuit Simulation Productivity
Author(s): Uwe Trautner - Synopsys
Tutorial

Mixed-signal Verification of UPF-based Designs - A Practical Example
Author(s): Damian Roberts - Synopsys
Tutorial
B5 - Gate-Level Verification
Gate Level Simulation Using VCS and Best Practices
Author(s): Vladimir Litovtchenko - Synopsys
Tutorial
B6 - Digital Verification - AMS, UVM, & Debugging
Advanced Simulation Debug Using Verdi
Author(s): Werner Kerscher - Synopsys
C1 - Implementation - Place & Route
IC Compiler II - Accelerating Products to Market with the Power of 10X
Author(s): Saleem Haider, Thomas Andersen - Synopsys
C3 - IP
Designing with Non-Volatile Memory for High-Reliability ICs
Author(s): Steven Oostdijk - Synopsys
Tutorial
C4 - Analog Implementation
Increase Your Layout Productivity Using Custom Designer
Author(s): Helene Thibieroz - Synopsys
Tutorial
C5 - Software Quality Using Coverity Software Testing Platform
Introduction to Software Quality and Security in the Emerging Internet of Things
Author(s): Christopher Littlejohns - Synopsys
Tutorial
C6 - Digital Verification - Static Technologies
New Static Technologies - VC Formal Platform & CDC
Author(s): Namit Gupta - Synopsys
Tutorial
Combo
B2 - Implementation - Design for Test
Synopsys Automotive Test Solution - Overview and Application Including STMicroelectronics Perspective and Experience
Author(s): Adam Cron - Synopsys; Cinzia Bartolommei - STMicroelectronics
Tutorial
Silicon Valley 2017 Keynote

Dr. Peter Stone on “Learning and Multiagent Reasoning for Autonomous Robots”

Contact the SNUG Operations team for proceedings prior to 2012

View All SNUG Proceedings
Contact Us

Platinum Sponsors:

Arm
GLOBALFOUNDRIES
Samsung
tsmc
Related Items