Verification Videos
Best Practices for FPGA Design Coding, Timing and Congestion Reduction
The size and complexity of FPGA designs are getting larger with each design and designers are asked to achieve more with less. One of the big challenges they face is achieving a design that meets timing performance through good coding practices and minimal congestion. Designers must balance area and timing to achieve good quality of results (QoR) for a cost-effective design. Achieving optimal FPGA timing is not only achieved through the correct creation and utilization of design constraints, but also by the coding style used, which can have an impact on congestion. This is driving a need for a set of tools and methodologies to achieve effective coding and timing closure and alleviate design congestion quickly and easily. Synplify Premier provides designers with automated methods to achieve these goals. This webinar provides tips on design coding, constraint definition, timing closure and how to reduce design congestion for faster turn-around-times.
Please complete the following form, then click the 'continue >>' button below.