Equivalency checking is an important and necessary step to verify the functional correctness of a design's implementation. However, conducting retiming during design implementation often made functional verification impossible. This paper discusses the specific verification challenges of retimed design verification and a new technology deployed by Synopsys that extends the reach of equivalence checking to include previously unsolvable retimed designs.
Synopsys is pleased to make available to its customers and prospective customers a paper that discusses new technology focused on solving this challenge, free of charge.
Please complete the following form then click 'continue >>'.