Synopsys Formality White Papers

Formality® Introduces Error-ID Technology

Have you ever experienced the "now what" anxiety that accompanies a failing equivalence checking verification? Have you found yourself staring at a logic cone with thousands of gates and no clear place to start the debug process?

Synopsys is pleased to make available to its customers and prospective customers a paper that discusses new technology focused on solving this challenge, free of charge.

Please complete the following form then click 'continue >>'.

Required Required Fields

Business Email:Required
First Name:Required
Last Name:Required
Phone:Required
Job Title:Required
Company:Required
Division:Optional
Country:Required
Address:Required
City:Required
State/Province:
Optional
Postal/Zip Code:Required

1.

What is your current interest in Equivalence Checking?



2.

What is the most important aspect of an equivalence checking tool?
(Check all that apply)









3.

Which RTL language will most likely be used on your next design?



4.

How would you best describe your role?









5.

Do you want to be contacted to learn more about Formality?



(requires browser cookies to be enabled)