• All Products
  • Software Integrity
  • Semiconductor IP
  • Verification
  • Design
  • Silicon Engineering
  • Solutions
  • All Services
  • Software Security
  • Silicon Design
  • Community
  • About Us

Discover

+ Solutions + Services + Community + About Us SolvNet

Products

+ All Products + Software Integrity + Semiconductor IP + Verification + Design + Silicon Engineering

Global Sites

日本サイ ト 中文网站

Synopsys Papers and Presentations at SPIE

Binary modeling method to check the sub-resolution assist features (SRAFs) probability

Please complete the following form then click 'continue >>' to complete the download. Note: By registering, you acknowledge and agree to the terms of the Synopsys Privacy Policy.

Required Required Fields

Business Email:Required
First Name:Required
Last Name:Required
Phone:Optional
Job Title:Required
Company:Required
Division:Optional
Country:Required
Address 1:Required
Address 2:Optional
City:Required
State/Province:
Optional
Postal/Zip Code:Required



Related Items