With increasing manufacturing complexity at advanced technology nodes and shrinking design schedules, physical verification turnaround time is critical to deliver tape-outs on schedule. In this panel, foundry and market leading customers will discuss the verification challenges designers face today, and the technology required for a convergent and efficient physical signoff flow delivering the fastest path to production silicon.
To view the video, please complete the following form, then click the 'continue >>' button below.