Go Back

DAC 2017 Circuit Simulation Lunch Videolog

Accelerating Robust AMS Design at Advanced Nodes

On June 19, 2017, Synopsys hosted a lunch at DAC where attendees heard users from ARM, Infineon, SK Hynix and Synopsys' Mixed-Signal IP group share their perspectives on the growing verification challenges at advanced nodes and discuss how they leverage Synopsys circuit simulation solutions to address these challenges to deliver robust AMS designs. View the videolog now to hear their insights.

To view the video, please complete the following form, then click the 'continue >>' button below.

Required Required Fields

Business Email:Required
First Name:Required
Last Name:Required
Phone:Required
Job Title:Required
Company:Required
Country/Region:Required
Address 1:Required
Address 2:Optional
City:Required
State/Province:
Optional
Postal/Zip Code:Required


Related Items