|Tapeout of a High-Performance ARM Cortex-A57 Processor-Based Server SoC Using Synopsys Galaxy Design Platform|
In this video, you’ll hear briefly about Synopsys’ participation at ARM TechCon 2014 followed by AMD’’s presentation on the recent tapeout of the AMD OpteronTM A1100 “Seattle” SoC based on ARM's 64-bit ARMv8 architecture.
Manoj Rehani, Director, ASIC Design, AMD
Phillip Young, Principle Member Technical Staff, ASIC Design, AMD
|Efficient Hardening of ARM Cortex-A57/-A53 Processor Subsystems in FD-SOI Process Technology Using Galaxy Design Platform|
In this video, you’ll hear briefly about Synopsys’ participation at ARM TechCon followed by STMicroelectronics sharing its approach to the efficient implementation of ARM® Cortex®-A57/-A53 processor-based system-on-a-chip (SoC) designs.
Arnaud Rayer, Senior Staff Backend Engineer, STMicroelectronics
|Addressing Advanced Design Needs With IC Compiler and IC Compiler II|
On June 2, 2014, Synopsys hosted the 10th annual IC Compiler customer event during the Design Automation Conference (DAC) in San Francisco. Attendees heard industry experts share their experiences using IC Compiler at the latest process nodes. Avago Technologies discussed the deployment of IC Compiler II, Synopsys’ recently introduced place and route solution with the power of 10X, to address their cutting-edge design challenges.
Avago, NVIDIA, Samsung, Synopsys
|IC Compiler at DAC 2014|
The momentum behind IC Compiler II continued to build at DAC 2014 in San Francisco. Nearly 300 customers attended the IC Compiler Luncheon to hear what Nvidia, Samsung and Avago had to say about their use of IC Compiler and IC Compiler II for their tapeout experiences. There were also six well-attended demo sessions introducing even more customers to the benefits of both IC Compiler and IC Compiler II.
|IC Compiler II Launch at SNUG-SV|
The IC Compiler II launch at SV SNUG was well received by large in-person audiences. This video captures the keynote address, the luncheon event where key customers shared their experiences using IC Compiler II, and the R&D panel where the Synopsys technologists shared deep insights into the inner workings of the new architecture and algorithms. Share the launch experience through this short video.
|Introducing IC Compiler II |
Synopsys’ new place and route system was built from scratch for speed, and incorporates newly developed algorithmic approaches. Hear how this new solution offers un-paralleled improvements in throughput, opening the door to a world of new possibilities in physical design.
Antun Domic, executive vice-president and general manager, Design Group, Synopsys
|IC Compiler II Optimization: Powered by a new, global-analytics based framework|
This video provides an overview of physical optimization in IC Compiler II and how the new global-analytics- based framework enables high QoR along with fast, hierarchical full chip closure.
Thomas Andersen, Group Director R&D, Synopsys
|IC Compiler II Core Infrastructure: Re-architected from the ground up|
This video will give you an understanding of the new IC Compiler II infrastructure and how it enables 10X faster throughput.
Mark Bales, Synopsys Scientist, Synopsys
|IC Compiler II Clock Synthesis|
This video describes how IC Compiler II’s new clock synthesis delivers faster design convergence with automated, variation-tolerance.
Aiqun Cao, Principal Engineer, Synopsys
|IC Compiler II Design Planning: 30X faster exploration for superior quality floorplans|
This video covers hierarchical design planning in IC Compiler II and how the new data and tool architectures enable unprecedented design capacity and throughput.
Neeraj Kaul, Group Director R&D, Synopsys
|The Many Faces of Advanced Technology|
On June 3, 2013, Synopsys hosted an IC Compiler luncheon presentation during the Design Automation Conference (DAC). Attendees heard from industry experts in foundry, processor, wireless and consumer electronics companies, such as Oticon, Qualcomm, Samsung and STMicroelectronics that while “advanced” can have multiple facets, advanced design of any color is being done with IC Compiler. This video gives you a chance to hear from these advanced designers themselves.
Michael Jackson, Synopsys; Mamta Bansal, Qualcomm; Lars Kvisgaard Hansen, Oticon; Domenico Genova, STMicroelectronics; Kee Sup Kim, Samsung (live presentation only)
|Achieving Optimum Results on High-Performance Processor Cores|
This video was taken during Synopsys’ User Group (SNUG) in Silicon Valley on March 25, 2013, where attendees had the opportunity to hear from a panel of designers, with hands-on experience, share their insights and best practices for achieving optimum results on high-performance processor cores.
Brian Millar, ShiChin Ouyang, Frédéric NYER
|Leading the Way to 20nm Design with IC Compiler |
On June 4, 2012, Synopsys hosted an IC Compiler luncheon presentation during the Design Automation Conference (DAC). Attendees heard from industry experts in foundry, processor, wireless and consumer electronics companies, such as GLOBALFOUNDRIES, Oracle, Samsung and STMicroelectronics who shared how they have successfully met the 20nm design enablement challenge using IC Compiler. This video gives you a chance to hear from the trail blazers themselves!
|Achieve Gigahertz+ Performance on ARM® Cortex™-A15 Processor |
This videotaped session was jointly delivered by Synopsys and HiSilicon Technologies at ARM TechCon 2012. Synopsys’ Kevin Yip highlighted Synopsys’ high-performance core methodology and key technologies in Design Compiler®, IC Compiler™, PrimeTime® and IC Validator. Featured technologies included physical guidance for implementation predictability, multisource clock tree synthesis for an OCV tolerant clock structure, transparent interface optimization for top-level closure and final stage leakage recovery for leakage power optimization. Chunsheng Liu of HiSilicon Technologies shared HiSilicon’s experience and results on the successful application of these performance and power enabling techniques in the tapeout of a complex ARM Cortex-A15 based SoC design.
Kevin Yip, Senior Applications Consulting (AC) Manager, Synopsys Inc.
Catherine Xiayu, Director of the COT Design Department, HiSilicon Technologies
Chunsheng Liu, Principle Engineer in the COT Design Department, HiSilicon Technologies
|Optimized Implementation of A Gigahertz+ ARM® Cortex™-A15 Processor|
This presentation was delivered by Brian Millar of Samsung at ARM TechCon 2012. Mr. Millar describes how the Synopsys Galaxy™ Implementation Platform was used for a high performance, low power implementation of an ARM® Cortex™-A15 processor for mobile applications. The successful application and trade-offs of key technologies and techniques from synthesis to place and route that enabled high performance were described. Technologies highlighted include topographical synthesis, physical datapath, clock mesh, multivoltage design, and multicorner/multimode optimization, all of which were used successfully by the design team to achieve the aggressive performance/power target and an improvement of 20 percent over traditional implementation techniques.
Brian Millar, Physical Implementation Lead, Samsung Electronics
|High-Performance Physical Design of a 28nm Quad-Core ARM® Cortex™-A15 Processor|
This presentation was delivered by Jason Karka and Michael Robinson of Texas Instruments at Austin SNUG 2012. It highlights key strategies used in a Synopsys IC Compiler™ place-and-route flow for a 28nm quad-core ARM® Cortex™-A15 processor with 4MB L2 Cache. Various physical design techniques were used to obtain very high clock frequencies. Many of these tactics will be of use not only to designers implementing quad-core A15 processors, but also to those designing other 28nm high-performance chips. Topics discussed include net patterning and layer assignment to deal with a tapered metal stack, hierarchical partitioning, placement density and clustering, clock gate cloning, useful skew, logic-level balanced CTS and techniques for post-route setup and hold closure.
Jason Karka, Texas Instruments Designer
Michael Robinson, Texas Instruments Designer
|Enabling Gigascale Design with IC Compiler|
During DAC 2011, Synopsys hosted the IC Compiler Gigascale Design luncheon event in San Diego, CA. IC Compiler, a key component of the Galaxy Implementation platform, is the leading physical implementation solution on the market today. Hear from your peers at leading consumer and networking companies, such as Lantiq, LSI, Juniper Networks, Panasonic and Renesas who have successfully taped out multi-million instance, gigascale designs with IC Compiler.
Antun Domic, IC Compiler Luncheon Event Moderator, Sr. Vice President & General Manager, Implementation Group, Synopsys, Inc. -- JC Parker, Senior Director of Design Tools and Methodologies, LSI Corporation -- Deepak Lall, Sr. ASIC Manager, Juniper Networks -- Tomokazu Ito, Back–End Design Technology, Development Engineer, Renesas -- Hiromasa Fukazawa, Senior Engineer, Panasonic -- Dirk Claussen
CAD – Senior Specialist, Lantiq
|DAC 2010 IC Compiler In-Design Videolog|
At DAC in June 2010, industry experts at AMD, LSI Corporation, Renesas Electronics, Samsung, STMicroelectronics and Texas Instruments presented to over 200 Synopsys guests. The presenters explained how they relied on In-design physical verification with IC Validator for improved productivity and faster design closure.
John Chilton, Moderator, Sr. VP of Marketing & Corporate Development, Synopsys -- Antun Domic,
Sr. VP and General Manager of the Implementation Business Unit, Synopsys --
Davide Casalotto, Design Methodologies Project Leader, STMicroelectronics
-- Ed Roseboom, Member, Technical Staff, AMD
-- Kyle Peavy, Physical Design Engineer, Texas Instruments
-- Koki Tsurusaki, Senior Engineer, Back-end Design Technology Development Dept.,
Platform Integration Division , Renesas Electronics
-- Tom Luczejko, Director, Principal Engineer, LSI Corporation
-- Harpreet Gill
Sr. Engineering Manager, System LSI SoC R&D, Samsung Electronics