Webinars |
 |
|
New FPGA-based Prototyping Solution: HAPS-70 Series - Best Practices
This webinar is intended for designers who are already prototyping their ASIC design or considering prototyping their next ASIC design. Learn about best practices and new HAPS-70 system technology.
Neil Songcuan, Senior Product Marketing, Synopsys
Feb 06, 2013 | | | Debugging Methods for FPGA-Based Prototypes - Best Practices for System Troubleshooting and RTL Debug
Learn about new methods and technology to increase the ROI of an FPGA-based prototype and expand its role for hardware/software validation.
Troy Scott, Product Marketing Manager, Synopsys
Sep 18, 2012 | | | Lowering Validation Costs for Multi-Channel, Wideband Digital Systems Using FPGA-Based Prototyping
See examples of how FPGA-based prototyping can be used to deal with the high data rates of multi-channel, wideband digital systems while reducing systems validation and hw/sw integration costs.
Neil Songcuan, Product Marketing Manager, Synopsys;
Gary Goncher, Applications Engineer and System Architect, Tektronix
Jan 11, 2012 | | | How to Enable Prototyping of Multi-Million ASIC Gate Designs
Learn how the new HAPS-600 series of FPGA-based prototyping systems enables early hardware & software validation, debug and development for much larger SoC projects than ever before. The webinar introduces this addition to the HAPS family and provides an overview of the complete solution. Designers can reduce initial turnaround times and subsequent iterations with the HAPS-600 series' highly automated software flow from RTL code to the FPGA-based prototype utilizing Synopsys' patented programmable switch routing technology.
Mick Posner, Product Manager FPGA-based prototyping Solutions, Synopsys
Jul 21, 2011 | | | Advanced Capabilities and Design Interaction with FPGA-Based Prototyping
In order to boost the utility of an FPGA-based prototyping platform, certain critical components are required, including a high-performance, low latency communication channel and direct access to all pins, signals, nodes and registers within the FPGA. Discover how the advanced capabilities of Synopsys HAPS(R) High-performance ASIC Prototyping System(TM) and the new Universal Multi-Resource Bus interface (UMRBus) improves the overall design, verification and software development of an ASIC or SoC.
Mick Posner, Product Manager FPGA-Based Prototyping Solutions, Synopsys
Feb 24, 2011 | | |
|
|
|
|
|
|