Synopsys Logo
    HELPING YOU DESIGN THE CHIP INSIDE


DESIGN IMPLEMENTATION
VERIFICATION
INTELLECTUAL PROPERTY
DFM/TCAD
DESIGN SERVICES
 PROFESSIONAL SERVICES
Dot
Arrow TOOL & METHODOLOGY DEPLOYMENT
Arrow FLOW OPTIMIZATION
Arrow IMPLEMENTATION
Arrow VERIFICATION CONSULTING
Dot

Arrow STRATEGIC ALLIANCES
Arrow BROCHURES
Arrow DATASHEETS
Arrow SUCCESS STORIES
Arrow TECHNICAL PAPERS
Arrow NEWS AND ARTICLES
Arrow CONTACT US

Technical Papers 2003


Conference Papers and Presentations
ASICON 2003
Hierarchical Timing Closure Methodology for OMAP: An Open Multimedia Application Platform (abstract)
Kaijian Shi, Synopsys Professional Services
James SW Song, Pallas Yang, Minh Chau, Sandeep Aggarwal, Uming Ko, Texas Instruments, Inc.

IFIP 2003
Improving Design Timing and Simplicity for Lower Cost and High Performance Multistandard Audio Decoder STA012 (abstract)
Mauro Bosco, ST Microelectronics
Sam Bordbar, Synopsys
Sal Tiralongo, Synopsys

SNUG Taiwan 2003
IP Solution: Soft IP Packaging
Amy Deng, Synopsys

SNUG Taiwan 2003
Low Power Solution
Wen-Pin Lin, Synopsys

SNUG Taiwan 2003
Signal Integrity Solutions in Physical Compiler® and Astro™
Doll Lee, Synopsys

SAMOS Conference 2003
Virtual Architecture Mapping: A SystemC based Methodology for Architectural Exploration of System-on-Chip Designs (abstract)
Manoj Ariyamparambath and Denis Bussaglia, Synopsys Professional Services
Aachen University of Technology, German Staff

IEEE/ACM
Hybrid Hierarchical Timing Closure Methodology for a High Performance and Low Power DSP (abstract)
Kaijian Shi, Synopsys Professional Services
Graig Godwin, Texas Instruments Inc.

DesignCon-East 2003
Clock Distribution and Balancing Methodology for a Large and Complex ASIC Design (abstract)
Kaijian Shi, Stewart Shankel, Synopsys Professional Services
James Song, Sandeep Aggarwal, Texas Instruments Inc.

GOMAC 2003
BAE SYSTEMS Mission Specific Processor Technology (abstract)
Dale Rickard, Richard Berger, Ernie Chan, BAE Systems
Steve Patton, Robert Anderson, Lockheed Martin
Richard Brown, Dennis Sylvester, Matthew Guthaus, Harmander Deogun, Univ. of Michigan
K.J. Ray Liu, Charles Pandana, Nitin Chandrachoodan, Univ. of Maryland
BrianClegg, Synopsys Professional Services

CSME 2003 (Commercialization of Military and Space Electronics Conference & Exhibition)
Mitigating Electronic Parts Obsolescence Using Hardware/Software Co-simulation Tools (abstract)
Chuck Reusnow, Lockheed Martin Missiles and Fire Control
David C. Black, Synopsys Professional Services

GSPx & International Signal Processing Conference 2003
A Low Power Open Multimedia Application Platform for 3G Wireless (abstract)
James SW Song, Achuta Thippana, Minh Chau, Thomas Shepherd, Texas Instruments, Inc.
Kaijian Shi, Synopsys Professional Services

SNUG Europe 2003
A Hierarchical Power Analysis Methodology and Case Study (abstract)
James P. Flynn, Synopsys Professional Services

SNUG Europe 2003
PTSI Methodology and Results for Hierarchical 2M Gate ASIC (abstract)
Devaloy Muniz, John Pedicone, Synopsys Professional Services
Greg Guiher, Northrop Grumman

SNUG Europe 2003
Enabling the delivery of Super10 Nexus On-Chip-Emulator as a Soft IP (abstract)
Gerard Humeau, Xavier Robert, Jehan-Philippe Barbiero, Julien Guillemain, ST Microelectronics
Gauthier Barret, Synopsys Professional Services

SNUG Europe 2003
SoC Verification: A Layered Testbench Architecture, a System for Regression Management, a Coverage Methodology (abstract)
Marko Karppanen , Petri Nivalainen, Hemendra Talesara, Synopsys Professional Services

SNUG Europe 2003
STMicroelectronics Puts SoC Integration into Fast Forward - Wireless Application Platform (abstract)
Carlo Pistritto, Giuseppe Falconeri, ST Microelectronics
Sal Tiralongo, Synopsys Professional Services

SNUG Europe 2003
Formal Verification: Verification of an ECO-Intensive Hierarchical Design (abstract)
Greg Guiher, Northrop Grumman
John Hogans, Jeff Alderson, John Pedicone, James Flynn, Synopsys Professional Services

SNUG Europe 2003
Hierarchical Integration and STA with ILMs Using PTSI (abstract)
Cole O'Berry, John Pedicone, Synopsys Professional Services
Greg Guiher, Northrop Grumman

SNUG San Jose 2003
Challenges in the Hierarchical STA of a Low-Power 3G - Wireless Application Platform (abstract)
James SW. Song, Satyendra R.P.Raju Datla, Yuanqiao Zheng, Texas Instruments
Stewart Shankel, Kaijian Shi, Synopsys Professional Services

SNUG San Jose 2003
RTL to Layout Implementation of OMAP - Wireless Application Platform (abstract)
James SW Song, Minh Chau, Pallas Yang,Texas Instruments, Inc.
Kaijian Shi, Stewart Shankel, Synopsys Professional Services

DATE 2003
Timing Closure Methodology for an Embedded ASIC Design (abstract)
Kaijian Shi, Synopsys Professional Services

DesignCon 2003
An Application of Crosstalk Prevention and Analysis to the Design of a Deep Sub-micron ASIC (abstract)
Kwamina Ewusie, Richard Nouri, Bill Sicaras, Synopsys Professional Services

DesignCon 2003
Optimizing SoC Design Style and FPGA Implementation Flow for Successful FPGA Prototype Implementation (abstract)
Ilmari Waljas, Synopsys Professional Services

DesignCon 2003
Clock Distribution and Balancing In a Large and Complex ASIC: Issues and Solutions (abstract)
James Song, Sandeep Aggarwal, Texas Instruments, Inc.
Kaijian Shi, Stewart Shankel, Synopsys Professional Services


Archive