Pilot Design Environment: A Ready-to-Use Production Proven Design System
Today’s nanometer process geometries and aggressive design schedules put tremendous pressure on design organizations, who must contend with the dual needs of completing their immediate projects on schedule in parallel with advancing their design infrastructure for the latest design challenges and process generations. While technical issues such as power management, timing closure, functional verification, and manufacturability continue to be key issues for design teams, project related challenges also present obstacles to productivity and predictability. For example, multi-site development, the quality and completeness of incoming IP, libraries, and tech files, and keeping the design flow and methodologies updated — all contribute to common project bottlenecks and overhead costs — your bottom line profit.
Full Datasheet

Tool & Methodology Deployment: Unlook the Full Potential of Your EDA Tool Investment
Deploying the latest releases of Synopsys’ tools and platforms provides tremendous gains in design productivity and quality of results through improved performance and new features. Just as most designs evolve to become more complex and rich with features, Synopsys technology continues to improve in capability and performance. As you deploy Synopsys technology, Synopsys design consultants will accelerate your learning curve and help you implement advanced features and new functionality to improve your design productivity and accelerate your tape-outs.
Full Datasheet

Implementation with Galaxy Design Platform: The Proven Approach to an Accelerated Tapeout
Whether due to unexpected changes in project staffing or a strategic outsourcing decision, augmenting your design capability with Synopsys’ design consultants can significantly improve your project productivity. In addition to design experience and tool expertise, Synopsys’ design consultants leverage proven design flows and methodologies, program management best practices, and an extensive compute infrastructure to meet your program objectives. In short, our consultants bring the knowledge, technology and resources you’ve come to trust from Synopsys.
Full Datasheet

Verification Consulting with VMM Methodology
As traditional verification methods continue to fall behind in their ability to deal with increasing SoC complexity, advanced verification methods such as constrainedrandom stimulus generation and coveragedriven verification have emerged as effective methods for eliminating functional bugs and enabling first pass silicon success. Synopsys’ Discovery™ Verification Platform is an integrated verification solution based on industry standards that encompasses the latest tools, IP and proven methodology to increase your verification productivity. Synopsys Professional Services can help you accelerate adoption of the industry’s most advanced verification technologies and apply them to your design projects.
Full Datasheet

IP Integration: Proven Methods for Rapid Full Chip Integration
A common challenge in SoC design is that new RTL code for application-specific blocks has to be developed and tuned, then integrated with existing code that typically comes from multiple sources with varying degrees of quality. Achieving a high-quality RTL representation of the complete chip design is critical for ensuring the implementation will meet functional and performance requirements in a predictable manner. As the provider of the world's most widely used IP cores and building block libraries, Synopsys design consultants leverage design reuse methodologies pioneered by Synopsys to help create and integrate IP blocks.
Full Datasheet

Concept to Parts: Flexible, Comprehensive Solution from Spec to Packaged Parts
Synopsys Professional Services offers a flexible Concept to Parts solution that takes your design from your designated handoff point (e.g., specification, RTL, netlist) and delivers working parts. In cooperation with our leading ASIC and manufacturing services partners, we blend together the required core skills in design, manufacturing, and supply chain management into a single, comprehensive offering. Our Concept to Parts solution includes silicon-validated design flows, comprehensive intellectual property (IP) portfolios and a complete compute infrastructure — all the ingredients necessary for delivering your working silicon on-schedule.
Full Datasheet

HX5000 Design Flow and Infrastructure: Next Generation Rad-Hard ASICs
Radiation-hardened integrated circuits can now achieve extremely high gate counts and speeds through the combination of a specially targeted silicon-on-insulator (SOI) semiconductor fabrication technology with a very deep submicron design flow. Through a portfolio of collaborative ASIC design and manufacturing services from Honeywell and Synopsys, military and aerospace (mil/aero) developers can achieve gate counts as high as 12-million gates or more utilizing an advanced rad-hard manufacturing process. Honeywell and Synopsys provide the industry's most comprehensive development capability for radiation-hardened (rad-hard) and radiation-tolerant ASICs.
Full Datasheet

ARM Core Optimization and Integration Services
Synthesizable or “soft” (RTL-based) IP cores provide advantages in the ability to configure and optimize the core to the requirements of the end-user or application. Through Synopsys Professional Services you will gain access to consultants who rank among the most knowledgeable in the industry for ARM core optimization, hardening, and integration. With dozens of ARM-based designs in 130nm or smaller geometries, our expertise will help you achieve the most efficient core optimization for your application. Customers receive fully modeled cores that have been “hardened” to the selected process technology and can be readily integrated by our consultants or customers into their SoCs.
Full Datasheet

Design Flow Augmentation: Rapidly integrate advanced new tool features into your flow
Keeping pace with design complexity means keeping design flows up to date with the latest tools and methods. Complex design issues such as low power, design-for-test (DFT) and design-for-yield require design teams to take full advantage of the newest features of their EDA tools if project deliverables are to be completed in a predictable manner. By leveraging Synopsys tool specialists -- backed by an extensive network of expert resources and support collateral – your critical project milestones can remain on-track while you integrate new design capabilities into your flow.
Full Datasheet

Tapeout Assistance: Dedicated expertise to resolve tapeout bottlenecks
The path to a successful tapeout is often lined with challenges that become critical late in the design cycle. Some of these bottlenecks are predictable, others are not. Synopsys Tapeout Assistance services help design teams in this critical stage of their project cycles. Physical design consultants provide dedicated support to help mitigate technical risks and address design and tools issues that are hindering tapeout. Our Tapeout Assistance services often lead to flow and methodology enhancements as well as knowledge transfer that improve your team’s readiness for the next tapeout.
Full Datasheet

SystemVerilog Verification Language and Methodology Jumpstart: Focused training and support for SystemVerilog adopters
Traditional verification methods simply cannot keep pace with increasing chip complexity. A reuse-oriented, coverage-driven verification methodology built on the rich semantic support of a standard language such as SystemVerilog will improve design productivity and the likelihood of first-pass silicon success. The SystemVerilog Language and Methodology Jumpstart for Verification helps chip developers understand and apply SystemVerilog’s key features and benefits using Synopsys’ comprehensive VCS® verification solution. This program offers five to seven days of intensive, classroom-style instruction and is the fastest way for SystemVerilog adopters to realize proven productivity.
Full Datasheet

SystemVerilog Testbench Assistance: Accelerate your testbench development
With escalating system-on-chip (SoC) size and complexity, applying verification methods that rely on the writing of directed tests leads to insufficient test coverage. SystemVerilog enables deployment of new and effective verification methodologies that provide greater test coverage with less test code development. SystemVerilog Testbench Assistance services from Synopsys help you take full advantage of the SystemVerilog language to build a scalable and reuse-oriented testbench that verifies a device under test with coverage-driven random stimulus. Synopsys consultants give your verification engineers and designers insight into how to utilize SystemVerilog’s full testbench infrastructure.
Full Datasheet

HSIMPlus CircuitCheck Services
Synopsys HSIMplus™ CircuitCheck™ services can help you significantly improve verification coverage by identifying potential trouble spots –such as connectivity issues, excessive current, glitches, and un-initialized latches – prior to and during simulation.
Full Datasheet

Co-Simulation Flow Assistance
Synopsys' Co-Simulation ("co-sim") Flow Assistance service helps design teams find chip-level bugs by establishing a comprehensive flow for verifying across digital and analog domains.
Full Datasheet

Post-Layout Flow Assistance
Synopsys Post-Layout Flow Assistance service helps you address common postlayout challenges by integrating Synopsys' Galaxy™ Implementation and Discovery™ Verification Platform features into your AMS verification flow.
Full Datasheet