|
A Hierarchical Power Analysis Methodology and Case Study
Abstract
This paper presents a methodology for power estimation and analysis of a hierarchical design during the pre- and post-synthesis /layout phases. It provides direction specific to each toolset used-Power Compiler™, Prime Power, VCS™/ NanoSim™. It also conveys experiences and lessons learned during a real design example.
Close This Window
|