English
|
日本サイ ト
|
中文网站
|
SOLVNET
Home
Services
DataSheets
Datasheets
Core Optimization Services
Compete effectively with a processor core that's tailored for your application
Tool and Methodology Consulting
Take Full Advantage Of The Latest Tool Features And Methodologies
Design Flow Deployment
Optimize Your Design Flow To Address The Latest Design Challenges
IP Integration & SoC Verification
Achieve Rapid Design Closure By Applying Best Design Practices From The Start
Physical Design Assistance
Leverage Tapeout-proven Flows And Project Experience To Get Your Chip Done
FPGA-Based Prototyping
Enabling Early System and Software Development
Honeywell and Synopsys Enable Next-Generation Rad-Hard ASICs
Through the combination of a specially-targeted silicon-on-insulator (SOI) manufacturing technology and optimized design flow, Honeywell and Synopsys provide the industry's most comprehensive development capability for radiation-hardened (rad-hard) and radiation-tolerant ASICs.
Article
More Than Data Management
SUCCESS STORY
OCZ Achieves First-Pass Silicon Success
Technical Papers
Timing Optimization Flow for ARM Cortex-A7 Processor
Datasheet
Core Optimization Services
Technical Papers
Implementation of ARM® Cortex™-A15 Dual Core Processor
Contact us
News
ARM and Synopsys Deliver Optimized Reference Implementations
ARM and Synopsys Expand Collaboration
SMIC and Synopsys Extend 40nm Low Power Capabilities with Reference Flow 5.0
Wilocity Tapes-Out Multi-Gigabit Wireless Communication SoC Using Synopsys....
Synopsys and SMIC Team to Deliver Proven SoC Design Solution for 65-nm to 40-nm....
Synopsys Delivers Comprehensive Design Enablement for TSMC 28-nm Process....
Rockchip Collaborates with Synopsys and Chartered to Achieve First-Pass Silicon....
More
All Synopsys News
Articles
More Than Data Management
Going Global
Semi ecosystem collaboration more critical than ever
Complex SoC Testing with a Core-Based DFT Strategy
Applying Constrained-Random Verification to Microprocessors
Practical Ways To Estimate, Implement, And Verify SoC Decoupling Capacitance
Delivering Simultaneous Silicon and Software
More
Datasheets
Core Optimization Services
Tool and Methodology Consulting
Design Flow Deployment
IP Integration & SoC Verification
Physical Design Assistance
FPGA-Based Prototyping
Honeywell and Synopsys Enable Next-Generation Rad-Hard ASICs
More
Success Stories
OCZ Achieves First-Pass Silicon Success
SGI: Synopsys Helps SGI Drive High-performance Computing
picoChip: Lynx Design System Accelerates picoChip's Migration to 40nm
Phonak: Synopsys Professional Services Helps Phonak Establish Rapid Prototyping Flow For Ultra Low Power Designs
Maxtek: Maxtek Leverages Synopsys' Services and ASIC Prototyping Solutions to Develop 12.5 GS/s Digital Receiver
Oticon: Delivering the Next Generation in Hearing Aid Technology
Tessera: Advanced Verification Flow Enables Rapid Generation of IP
More
White Papers
Reality Check: A Guide to Understanding Optimized Processor Cores
Power Hungry? Series - Advanced Dynamic Power Reduction Techniques
Managing Functional Verification Projects
Power Hungry? Strategies to Trim Your Chip's Appetite
Setting up a Versatile Flow & Environment to Improve Design Productivity
Improve SoC Design Productivity By Performing Quality Checks on
Measuring and Improving IC Design Productivity
More
Technical Papers
Engineering Trade-offs in the Implementation of a High Performance ARM® Cortex™-A15 Dual Core Processor
A Power-Centric Timing Optimization Flow for a Quad-Core ARM Cortex-A7 Processor
Slow Dancing with Memories - Sometimes it's Harder to go Slow
CHIPS and iPEAS: It's not Mushy
Design methodologies and techniques for production low power SOC designs
Selection and Integration of a Signal Processing Package for a SystemVerilog/VMM Verification Environment
Low-power SOC implementation: What you need to know
More
Product Guide
Project Tracker Login
Training
© 2013 Synopsys, Inc. All Rights Reserved.
Contact us
|
Locations
|
Privacy
|
Legal