Synopsys Logo
    HELPING YOU DESIGN THE CHIP INSIDE


DESIGN IMPLEMENTATION
VERIFICATION
INTELLECTUAL PROPERTY
DFM/TCAD
DESIGN SERVICES

 PRODUCTS
Blue Dot
Arrow
Arrow
 PRESS RELEASES
Blue Dot
Arrow
 TECHNICAL PAPERS
Blue Dot
Arrow
Arrow
 DEMO
Blue Dot
Arrow
 ARTICLES
Blue Dot
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow

RELATED LINKS
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow


  Products
Custom Implementation
Modern-era custom implementation solution
Overview
Galaxy Custom Designer™ leverages Synopsys' Galaxy™ Design Platform to provide a unified solution for custom and digital designs, thereby enhancing system-on-chip (SoC) design efficiency and productivity. Built from the ground up, Custom Designer was architected for productivity. It is the first-ever custom implementation solution built on an open architecture supporting interoperable process design kits (PDKs) from leading foundries. Custom Designer delivers unmatched productivity with a common use model for simulation, analysis, parasitic extraction and physical verification.


Videos
»Play Video        01:46
Modern-era Custom Design
Tired of using two-generations-old EDA technology for your current-generation mixed-signal IC? Synopsys’ new custom design solution can quickly bring you into the modern era of custom chip design.

Joe Mastroianni, Synopsys VP of AMS R&D, walks you through some of the highlights of this innovative new solution.


Videos
»View Video        
SNUG Boston 2008: Galaxy Custom Designer Launch
User Testimonials

Aart de Geus unveils Galaxy Custom Designer™, the modern-era custom AMS implementation solution, while representatives from TSMC, Cray and Priva Technologies present their user experiences.


In addition to facilitating innovation with the open architecture, Custom Designer dramatically enhances productivity by seamlessly bridging the gap between the historically disparate worlds of digital and custom design. Custom Designer enables complete data transparency with Synopsys’ IC Compiler physical implementation solution, allowing the exchange of vital information during floorplanning, placement, routing and final chip editing to reduce time-consuming design iterations.

Key Benefits
  • Schematic editor featuring on-canvas editing and dynamic net highlighting
  • Pushbutton DRC and extraction
  • Standard TCL & Python P-cells
  • Automatic via & guardring generation
  • Common use model for HSPICE®, HSIM™ XA, NanoSim® XA and WaveView Analyzer
  • Real-time preview of P-cell parameter changes
  • Dynamic availability of results from Hercules™ DRC/LVS and Star-RCXT™
  • Full custom chip and block authoring flows
  • Capacity and performance for modern designs
  • Comprehensive debugging
  • Unified environment
  • Familiar look-and-feel
  • Best-in-class TTR

Back to Galaxy Design Platform