Synopsys Logo
    HELPING YOU DESIGN THE CHIP INSIDE


DESIGN IMPLEMENTATION
VERIFICATION
INTELLECTUAL PROPERTY
DFM/TCAD
DESIGN SERVICES
Arrow NEWSROOM
Arrow PLATFORM & RELEASES
Arrow PUBLICATIONS
Arrow CUSTOMER EDUCATION

Arrow SOLVNET
Arrow SEARCH FOR IP
Arrow SVP CAFE
Arrow SNUG


Custom Environment – Analysis and Debug Tools

Synopsys Analysis and Debug products provide a unique approach to transistor-level verification that enables engineers to efficiently analyze and debug complex AMS systems-on-chips (SoCs). SpiceExplorer, WaveView Analyzer and SpiceCheck products, combined with Synopsys' industry-leading Discovery™ AMS solution, deliver a comprehensive environment for verification and debug.

SpiceExplorer
Transistor-level debugging environment offering pre-simulation SPICE-centric productivity resources, netlist debugging and extensive post-simulation waveform analysis/reporting capabilities.

WaveView Analyzer
Post-simulation high-performance analog / mixed-signal waveform analyzer.

Options for SpiceExplorer and WaveView Analyzer

Analysis Command Environment (ACE)
Tcl and Perl-driven high-level functional APIs for application-specific customization.

DT
WaveView Analyzer / Spice Explorer support for oscilloscope waveform data analysis.

SX Link
Framework integration -- schematic cross-probing from Cadence Virtuoso SE and ADE, Mentor Graphics Design Architect IC environments.

SX Link ENS
Cadence Virtuoso SE and ADE extracted netlist simulation cross-probing to ideal schematic

ChipView
Post-layout RC-extraction simulation results visualization linked to layout stick diagram.

SpiceCheck
Netlist-driven programmable design check.