Synopsys Logo
Corporate
    HELPING YOU DESIGN THE CHIP INSIDE


DESIGN IMPLEMENTATION
VERIFICATION
INTELLECTUAL PROPERTY
DFM/TCAD
DESIGN SERVICES
DesignWare Technical Bulletin
ISSUE #: Q3-08
INSIDE THIS ISSUE
What's New in DW IP
Technical Articles
Featured Whitepapers
Training and Events
DESIGNWARE COMPONENT SUBSCRIPTIONS
Subscribe to receive proactive email notification of new releases, STAR information availability and more...
ADDITIONAL RESOURCES
Subscribe to the DWTB
Article Archives...
DesignWare Home

DDR2 SNUG Tutorial: DDR2-533 and Beyond with DesignWare Memory Interface IP

DDR2 SDRAM is an increasingly common memory solution for designs because of its price, availability, bandwidth capability, and wide range of configurations. However, the benefits of DDR2 SDRAM are coupled with significant implementation challenges at higher speed as the bit period shrinks and physical signaling issues become prominent. To further compound the problem, designers who use third-party IP as building blocks cannot assume interoperability among individual subsystem components. This session provides an overview to the memory interface subsystem design approach Synopsys proposes and how a complete integrated solution can reduce risk and increase design quality.

View DDR2 Tutorial