|
Overview
The DesignWare® coolSRAM-1T™ embedded memory IP is the industry's only, silicon-proven, single transistor memory IP solution that can be implemented on bulk logic CMOS process without requiring any additional masks or manufacturing steps. Based on Novelics' patent pending SRAM-1T technology, the DesignWare coolSRAM-1T embedded memory IP is an ideal solution for very high density memory integration on ASICs, ASSPs, System-on-Chip (SoC) and System-in-Package applications.
The DesignWare coolSRAM-1T instances are generated through a web based memory compiler, allowing designers to immediately create the exact memory instance required for their design, and match their precise requirements in terms of address depth, word width, aspect ratio, power and speed. This compiler approach, exclusive for SRAM-1T technology, provides designers with multiple implementation options for each memory instance, enabling design teams to make the most of the very high density and very low power characteristics of the IP without any system level architecture trade-offs.
Key Features
- Standard, unmodified Logic CMOS process
- 2 to 3 times the density of standard 6T SRAM
- Very low leakage
- Uses up to Metal 4
- Supports power mesh and power ring
- Signal routable over instance
- Near zero setup time
- Silicon proven
- High yield
For questions or comments on DesignWare, Contact Us
|
