Synopsys Logo
    HELPING YOU DESIGN THE CHIP INSIDE


DESIGN IMPLEMENTATION
VERIFICATION
INTELLECTUAL PROPERTY
DFM/TCAD
DESIGN SERVICES
 PRODUCT INFORMATION
Blue Dot
Arrow
Arrow
Arrow
Arrow
Arrow
 ADDITIONAL RESOURCES
Blue Dot
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
Products
DesignWare Cores
PCI Express 2.0 PHY

Logo 
Press Release: Synopsys Releases Silicon Proven 5.0 Gbps PCI Express 2.0 PHY IP

Overview
The Synopsys DesignWare PHY IP for PCI Express 2.0, operating at 5.0 Gbps, meets the demand for both increased bandwidth and narrower interconnect links in the data center, storage, high-end graphics and networking infrastructure applications. Backwards compatibility with the PCI Express 1.1 and PIPE specifications, allows designers to optimize performance and power while maintaining interoperability with existing devices. The DesignWare PHY IP substantially exceeds the electrical specification in areas such as jitter, margin and receive sensitivity, thus delivering a robust design without sacrificing performance. The DesignWare PHY IP for PCI Express 2.0 includes advanced built-in diagnostic capabilities and ATE test vectors enabling at-speed production testing of the PHY. It is implemented in standard CMOS digital technologies and does not require special process options, providing both ease of integration into a SoC, and ensuring high production yields.

As the leading provider of PCI Express IP, Synopsys offers the IP industry's only complete, silicon-proven PCI Express 2.0 IP solution, including digital controllers, PHY and verification IP from a single vendor. Accessing all the IP from one provider allows designers to lower the risk and cost of integrating the 5.0 Gbps PCI Express interface into their high performance SoC designs.


Videos
»Play Video        05:51
See a silicon demo of the DesignWare PHY for PCI Express 2.0
Join Synopsys in our lab to see how we deliver a compliant, robust PCI Express 2.0 PHY and enable visibility into the link performance through unique on-chip diagnostics.

Highlights

  • Doubles the data transfer speed from 2.5 Gbps to 5.0 Gbps
  • Compliant with the PCI Express 2.0 (5.0 Gbps) and 1.1 (2.5 Gbps) specifications
  • Backwards compatible with PCI Express 1.1
  • Designed for integration in root complex, endpoint, dual-mode and switch applications
  • Exceeds electrical specifications in areas of margin and receive sensitivity for a robust design
  • Unique, built-in diagnostics enables visibility into link performance
  • Automatic Test Equipment (ATE) test vectors for complete, at-speed production testing
  • Industry's only complete PCI Express 2.0 IP solution: digital controllers, PHY and verification IP
  • Supports advanced 65-nm processes with roadmap to 40nm processes

 

PCIe 2.0