Synopsys Logo
    HELPING YOU DESIGN THE CHIP INSIDE


DESIGN IMPLEMENTATION
VERIFICATION
INTELLECTUAL PROPERTY
DFM/TCAD
DESIGN SERVICES
 PRODUCT INFORMATION
Blue Dot
Arrow
Arrow
Arrow
Arrow
 ADDITIONAL RESOURCES
Blue Dot
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
Products
DesignWare Cores
Ethernet MAC 10/100/1000 Universal

Logo 

Overview
The Synopsys DesignWare Ethernet MAC 10/100/1G Universal Core enables the host to communicate data using the Gigabit Ethernet protocol (IEEE 802.3). The Ethernet MAC 10/100/1G Universal Core is composed of three main layers: the Gigabit Ethernet Media Access Controller (GMAC), the MAC Transaction Layer (MTL), and the MAC DMA Controller (MDC). Other features include the following:

General Features

  • Compliant with the full IEEE 802.3-2002 specifications.
  • Supports IEEE 802.1Q VLAN tag detection for reception frames
  • Configurable to support
    • 10/100/1000 Mbps data transfer rates
    • 10/100 Mpbs only
    • 1000 Mbps only
  • Support of CSMA/CD Protocol for Half-Duplex operation
  • Support Full-Duplex only configuration
  • Supports packet bursting & frame-extension in 1000 Mbps Half-Duplex mode
  • Supports IEEE 802.3x flow-control for Full-Duplex operation
  • Supports a variety of flexible address filtering modes
  • Complete Network statistics (Optional) with RMON/MIB Counters (RFC2819/RFC2665)

PHY Interface Features

  • IEEE 802.3 compliant GMII/ MII/RMII
  • IEEE 802.3z compliant TBI/RTBI with Auto-negotiation support
  • Supports SGMII interface
  • MDIO Master interface (optional) for PHY device configuration and management

Application Interface Features

  • Optimized for packet-oriented DMA transfers with frame delimiters
  • DATA interface configurable to support FIFO interface or AHB interface
  • CSR interface configurable to AHB Slave or APB Slave (32-bit) interface
  • Supports 32/64/128-bit data on the AHB Master port

For questions or comments on DesignWare, Contact Us