Synopsys Logo
    HELPING YOU DESIGN THE CHIP INSIDE


DESIGN IMPLEMENTATION
VERIFICATION
INTELLECTUAL PROPERTY
DFM/TCAD
DESIGN SERVICES
 PRODUCT INFORMATION
Blue Dot
Arrow
Arrow
Arrow
 ADDITIONAL RESOURCES
Blue Dot
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
Products
DesignWare Cores
IEEE 1394 AVLink

Logo 

Overview
The Synopsys DesignWare® IEEE 1394 AVLink intellectual property (IP) is a set of highly configurable blocks that implements complete 1394 interface functions tailored to support audio/visual (AV)-oriented IEC 61883 applications. Configured through our RapidScript® utility, this device can also be optimized to act as a generic 1394 device controller. Therefore, AVLink can be effectively used in a wide range of applications, such as digital still cameras, video conferencing cameras, printers, scanners, digital audio devices, electronic musical instruments, digital VCRs/VTRs, and storage devices.

Highlights

  • Silicon-proven IEEE 1394 Link Layer Controller for both audio/visual (A/V) and non-A/V applications
  • Support for common isochronous packet (CIP) headers, time-stamping, and padded zeros for A/V data transactions
  • IEEE 1394-1995 and 1394a-2000 specification compliance
  • IEC 61883 requirement for A/V data streaming compliance
  • Supports 100/200/400-Mbps data rates
  • Full link layer implementation
  • Asynchronous, isochronous, and PHY packet transmit and receive operations
  • Cycle master and node controller capability
  • Automatic isochronous resource manager detection
  • Automatic acknowledge packet generation for received asynchronous packets
  • Automatic 32-bit CRC generation and error detection interface
  • Flexible, 32-bit Virtual Component Interface (VCI) for host
  • Asynchronous and isochronous FIFO interface with burst and non-burst access modes
  • Multi-speed, concatenated isochronous packet support
  • Configurable number of isochronous transmit/receive channels
  • Status reporting by extensive maskable interrupt register set
  • Supports inbound and outbound single phase retry protocol
  • RapidScript custom IP configuration
  • Verilog source code
  • Optional 1394 simulation models

For questions or comments on DesignWare, Contact Us