 |
Technology Update
Automating Multi-Voltage Design
Low power design demands a coherent approach. Larry Vivolo, Director of Product Marketing and Josefina Hobbs, Technical Solutions Architect, both Synopsys, introduce the Eclypse Low Power Solution, and explain why the industry needs a comprehensive solution to automate advanced low power, multi-voltage design. FULL STORY
Predictable Chip Integration - Part 1
Design productivity depends on smooth IP integration, and that requires good timing constraints. This article – the first of two – describes quality checks for qualifying constraints with the Synopsys PrimeTime timing signoff tool. FULL STORY
Predictable Chip Integration – Part 2
The concluding part of this discussion of timing constraints covers timing checks, reuse guidelines for block-level constraints and the special case of allowing multiple clocks per register. FULL STORY
|
