APRIL, 2006

- Certified Wireless USB Adoption

- The Economics of Scan Test Compression

- Low Power USB 2.0 PHY IP for High Volume Consumer Applications

- SystemVerilog: Complete Flow

FEBRUARY-MARCH, 2006

- Improving System Reliability Using the Saber® Simulator in a Robust Design Flow

- Redefining High Definition by Design

- Converge to Silicon Success with Synopsys at DATE '06

- Synopsys 2006 Seminars

JANUARY, 2006

- A Blueprint for SoC Verification Success with SystemVerilog

- Integrating DFM in the Design Flow

- Compiler Issues 2005

©2007 Synopsys, Inc. Synopsys and the Synopsys logo are registered trademarks of Synopsys, Inc. All other company and product names mentioned herein may be trademarks or registered trademarks of their respective owners and should be treated as such.