Synopsys Logo
Corporate
    HELPING YOU DESIGN THE CHIP INSIDE


DESIGN IMPLEMENTATION
VERIFICATION
INTELLECTUAL PROPERTY
DFM/TCAD
DESIGN SERVICES
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow
Arrow

Sun Logo

 

Synopsys Banner Ad

20th Synopsys EDA Interoperability Developers' Forum
October 25, 2007

Sun Conference Center
Santa Clara, CA at Agnews Historic Park


What is the Developers' Forum?
This Forum provides EDA vendors and their customers an opportunity to exchange information and ideas on EDA tool interoperability including information on new interface technologies, future enhancements, upcoming news, and successes from developers and customers. Please join us in promoting increased interoperability in the EDA industry.

Agenda for the October 2007 Forum
9:00AM-9:30AMRegistration & Breakfast
9:30AM-11:30AMTrack 1: 9:30AM-11:30AM
Interoperability of analog/full-custom flows
Track 2: 10:00AM-11:30AM
Integrating with VMM Methodology for SystemVerilog
11:30AM-2:15PMGeneral Session

Keynote speaker:
Michael Keating, Synopsys Fellow and Co-Author of
"Low Power Methodology Manual"

Additional topics include:
SOI Consortium
Liberty library format low power/UPF checklist
Liberty Technical Advisory Board update

(Lunch included)

2:30PM-4:30PM

The Power of One: UPF on the path towards IEEE ratification

Register for the October 2007 Forum   Limited space available!

Highlights from the 19th EDA Interoperability Developers' Forum in April 2007

  • The General Session featured Markus Levy, President, EEMBC and the Multicore Association, who gave an insightful keynote titled "Making Multicore Work and Measuring its Benefits."
  • "Power of One" was the theme for the morning which featured a tutorial on UPF (Unified Power Format).
  • A highlight of the morning session was a lively panel discussion titled "Scaling the Power Wall." Moderated by Karen Bartelson from Accellera, the panelists from ArchPro Design Automation, Magma Design Automation, Mentor Graphics and Synopsys discussed the state of designing with power in mind and the need for further standardization.
  • The afternoon breakout session on "Open Analog Standards" focused on open design contraints and Interoperable PCell Libraries, with presentations from Ciranova, Pulsic, and Silicon Canvas.
  • As part of the "Open Analog Standards" session, Michael Santarini, from EDN Magazine, moderated an informative panel discussion called "IPL Now!" with representatives from AWR, Ciranova, Mentor Graphics, National Semiconductor, Silicon Canvas, Silicon Navigator, and Synopsys discussing how to break down interoperability barriers and accelerate innovation with Si2's OpenAccess database.
  • Presentations on additional interoperability initiatives and formats covered topics including: Software Piracy and Liberty 2007.

Find out more about the Synopsys Interoperability Developers' Forums and see previous presentations at: http://www.synopsys.com/partners/tapin/tapin_program.html