Synopsys.com

China 简体中文 Japan 日本语 United States English
International Office Locations

^MAY 23	SNUG Germany Munich, Germany
^MAY 23	Improved Test for Pin-limited and Multi-voltage Designs Webinar
^MAY 24	SNUG United Kingdom Reading, UK
^JUN 03	DAC 2012 San Francisco, CA
^JUN 04	PrimeTime SIG at DAC 2012 San Francisco, CA
^JUN 13	SNUG India Bangalore, India
^JUN 14	SNUG France Grenoble, France
View all events
View all events by region
View all webinars
View all seminars

Foundry-Fabless Collaboration for Higher Starting Yields and Faster Yield Ramp

Early Optimization of Multicore SoC Architectures Using Synopsys' Platform Architect and Arteris FlexNoC

Faster Timing Closure with the Lynx Design System

Achieving Rapid Verification Convergence of ARM® AMBA® 4 ACE™ Designs using Discovery™ VIP

Achieving Verification Success with Formality while Enabling the Best QoR with Design Compiler

Enabling 20nm Design: A Foundry and EDA Perspective

HAPS Deep Trace Debug
Troubleshoot your FPGA-based prototype and quickly isolate RTL bugs.

3D-IC Solutions
Achieve higher levels of integrationusing stacked multi-die systems

VDKs for ARM® Cortex™ Processors
Accelerate Your Software Development for ARM-based Designs

PrimeTime SIG at DATE 2012 Video
Hear experts speak on ECO, AOCV, and HyperScale

HSPICE SIG 2012 Videolog
Hear how designers are using HSPICE to tackle design integrity of multi-Gbps systems

Introduction to New Test Features
Learn about important new capabilities in DFTMAX and TetraMAX ATPG

25th Anniversary

Synopsys Careers

Investor Relations

SolvNet Online Support

Synopsys Users Group

© 2012 Synopsys, Inc. All Rights Reserved.