Synopsys.com

English | 日本サイト | 中文网站 | SOLVNET

Synopsys Delivers 2X Speedup for Implementing and Verifying Functional ECOs
Synopsys Announces Design Kit Optimized for All SoC Processor Cores
Multimedia News Release
Synopsys Unveils New Synthesis-Based Test Technology Delivering Up to 3X Higher Compression
Synopsys Delivers Comprehensive Design Implementation Solution for Samsung's Leading-Edge 14-Nanometer FinFET Process

^JUN 18	SNUG Israel Herzelia, Israel
^JUN 25	PCI-SIG Developers Conference Santa Clara, CA
^JUN 25	VCS Constraint Debug Webinar
^JUN 26	D43D 2013 Design for 3D Silicon Integration Workshop Grenoble, France
^JUL 09	High-Throughput FPGA Signal Processing Webinar
^JUL 12	SNUG Japan Tokyo, Japan
^AUG 16	SNUG Singapore Singapore
View all events
View all events by region
View all webinars
View all seminars

Advanced-node Custom Layout Using the Laker Custom IC Solution

Verilog-to-Verilog Equivalence Checking Using ESP

Samsung Foundry and Synopsys Discuss Enabling 14-nm FinFET Design

TSMC and Synopsys Present: DFTMAX Compression, Hierarchical Test and iJTAG

Transaction Debug with Verdi3

Discovery-AMS for Mixed-Signal Verification - An ST-Ericsson Case Study

Formality Ultra Demo
Accelerate Implementation of a Functional ECO

USB University
Accelerate USB 3.0 IP integration with this instructional video series

Galaxy Custom Router
Analog and special net routing for custom and digital IC design

FinFET White Paper
TSMC and Synopsys on FinFET Technology

Virtual Prototyping White Paper
Virtual Prototypes: When Where and How to Use Them

VIP Fact Sheet
Ten Things You Should Know About Verification IP

Synopsys Careers

Investor Relations

SolvNet Online Support

Synopsys Users Group

ORA and RSoft Products

Accelerating Innovation

© 2013 Synopsys, Inc. All Rights Reserved.