dwc_usb2_nanophy-chrt_65lp_otg
coveo-noindex
IP Directory Component Detail
| Description: |
USB 2.0 nanoPHY - CHRT 65LP, OTG |
| Name: |
dwc_usb2_nanophy-chrt_65lp_otg |
| Version: |
4.8a |
| ECCN: |
5E991/NLR |
| STARs: |
Open and/or Closed STARs |
| myDesignWare: |
Subscribe for Notifications |
| Product Type: |
DesignWare Cores |
| Overview: |
Product Overview Website |
| Documentation: |
Hide Documents...
Application Notes DesignWare Cores USB 2.0 nanoPHY Test Procedures ( PDF )
Databooks DesignWare Cores USB 2.0 nanoPHY One-Port Hard Macro for Common Platform 65-nm LP /2.5 V Databook (January 18, 2008) ( PDF )
DesignWare Cores USB 2.0 nanoPHY One-Port Hard Macro for Common Platform 65-nm LP /2.5 V Databook (November 28, 2008) ( PDF )
Datasheets Synopsys USB 2.0 nanoPHY Datasheet ( PDF )
Synopsys USB 2.0 nanoPHY for Common Platform Processes Datasheet ( PDF )
Evaluation Databooks DesignWare Cores USB 2.0 nanoPHY One-Port Hard Macro for Common Platform 65-nm LP /2.5 V Evaluation Databook (January 18, 2008) ( PDF )
DesignWare Cores USB 2.0 nanoPHY One-Port Hard Macro for Common Platform 65-nm LP /2.5 V Evaluation Databook (November 28, 2008) ( PDF )
Success Story Sequans Utilizes Synopsys USB 2.0 PHY IP to Deliver Low Power and High Performance SoC for WiMAX Mobile Stations ( PDF )
|
| Download: |
USB2-nanoPHY-OTG_CPGI_65LP |
| Product Code: |
3808-0 |
EDA
System
IP
SolvNetPlus
Training & Education