By Design Phase


System-Level Design High-level block design, architecture design, virtual and FPGA-based prototyping, and, power electronics and wiring harness solutions		Manufacturing Mask synthesis and data prep, lithography simulation and verification and yield management

Verification High-performance system, RTL, debug, equivalence checking, mixed-signal verification solutions, and Verification IP		TCAD Process and device simulation solutions for technology development and manufacturing

Implementation & Sign-Off Advanced digital and custom IC and FPGA design solutions, including synthesis, physical implementation, physical verification, test and sign-off		Optical Solutions Optical solutions and analysis software and engineering services All Tools Directory of all Synopsys tools

Reduce Risk with High Quality IP


Interface IP Standard interfaces for SoC designs such as USB, PCIe, DDR, SATA, HDMI, MIPI, Ethernet and more		Processor IP ARC processor cores and extensions, ARC audio, and ARC development tools, operating systems & ecosystem

Analog IP Analog IP such as audio analog codecs, data converters and video analog front-end		SoC Infrastructure IP minPower Components, Verification IP and the DesignWare Library including datapath IP, AMBA, foundry libraries and 8-bit microcontrollers

Memories and Logic Libraries Logic libraries, memory compilers and non-volatile memories optimized for performance, power and area. Memory test and repair for higher test quality & yield		IP Subsystems Pre-verified audio subsystem integrating hardware, software and prototyping

Unmatched productivity from System to Implementation


High-Level Block Design Rapidly create and optimize differentiated IP blocks with Algorithm Design and Analysis, High-Level Synthesis, and Processor Development		Virtual Prototyping Accelerate pre-RTL embedded software development, hardware/software integration, and system validation

Architecture Design Quickly explore tradeoffs in your SoC architecture to achieve optimal product performance and cost to avoid over- or under-design		FPGA-Based Prototyping Accelerate the creation of your ASIC prototype with a high-speed hardware prototyping environment including a comprehensive software flow

Power Electronic Systems Simulate and execute behavioral design, modeling, and simulation for power electronics, multi-domain systems, and wire harnesses		System-Level Models Reduce risk and speed time to market with pre-verified models supporting industry standards for interoperability

Helping You Solve Your Toughest IC Design Challenges


Tools & Methodology Consulting Take advantage of the latest Synopsys tool features and methodologies		Core Optimization Differentiate your product with the right combination of performance, power and area for your most design-critical cores

Design Flow Deployment Optimize your design flow to address the latest design challenges		Physical Design Assistance Leverage our tape-out proven flows and project experience to implement your very-deep submicron chip

IP Integration & SoC Verification Get to market faster and reduce SoC design and verification cost by applying best practices in RTL creation and functional verification		FPGA-based Prototyping Improve time-to-market and avoid costly re-spins

Solutions for Semiconductor and System Design


End-to-End Solutions Comprehensive solutions: Advanced Low Power Solution, System-to-Silicon (S2S) Verification Solution, 3D-IC Design Solutions		Technical Platforms Integrated product platforms: Discovery Verification Platform, FPGA Design Solution, Galaxy Implementation Platform

Industry Solutions Tailored solutions for automotive, memory, mil/aero, mobile devices, & end-product categories		Lynx Design System A highly integrated, production-ready IC development platform

Expert Training and Support Services


Training Training courses on Synopsys' tools and methodologies		Global Support Centers Open a support issue online

SolvNet Get instant online access to the self-help support resources you need		Licensing, Installation & Compute Platforms The latest information about how to install, upgrade and manage your Synopsys licenses

Explore, Interact and Collaborate


Synopsys Users Group (SNUG) Technology users and product experts exchange ideas at SNUG conferences		University Program Resources for teaching IC design: how to apply to our program, curriculum, articles, support and training, and much more

Partners Collaborating to provide advanced reference flows, design kits, libraries, IP and methodology		Interoperability EDA tools working together for customer satisfaction and success

Blogs & Forums Insights from the experts, open forums for global Synopsys community		Conversation Central Podcast Where technology and business experts in the electronics industry come to talk.

Synopsys: Accelerating Innovation


About Synopsys Discover our company, our management team and our values		Synopsys Careers Learn about jobs, internships and our commitment to diversity

News Room Read Synopsys news, contact the PR team, download an image, or gather other information		Events Meet with Synopsys at an industry event, participate at a SNUG® conference, or attend a Synopsys workshop or seminar

Investor Relations Browse information for shareholders, analysts and potential investors		Community Involvement Strengthening our local communities

HOME

TECHNICAL BULLETIN

ARTICLE ARCHIVES

ARTICLE

DesignWare Technical Bulletin Article

Search Tools

Analog IP Selector

Memory & Logic IP Selector

What's New in 2008.09 DesignWare Library Datapath and Building Block IP

By Arshid Syed, DesignWare Sr. CAE

The DesignWare® Library introduced 6 new Building Block IP in 2008.09 release. The DesignWare Library Datapath and Building Block IP are tightly integrated with Design Compiler (DC) and are the part of the DC installation. This release contains new Floating Point components, and combinational logic blocks. All of these components are available in the DesignWare Library at no additional cost.

This article provides a brief description and associated features of the new blocks.

Floating Point Components:

The following are the features the Floating Point Components:

The precision of the floating point numbers is parameterizable. These parameters cover all the IEEE formats.
The parameter range for exponents is from 3 to 31 bits.
The fractional part of the floating point number can range from 2 to 60 bits
Complete IEEE 754 compliance can be controlled with the ieee_compliance parameter (=FALSE by default) parameter.

For detailed information on DesignWare Floating Point Components and its datasheets, go to the following link:

https://www.synopsys.com/dw/doc.php/doc/dwf/datasheets/fp_overview2.pdf

The following are the two new DesignWare Floating Point components added to the library:

DW_fp_exp computes the exponential of a floating-point input a, delivering an output z=ea which is also a floating-point value.

Datasheet: https://www.synopsys.com/dw/doc.php/doc/dwf/datasheets/dw_fp_exp.pdf

DW_fp_ln is a floating point component that performs the natural logarithm of a floating-point input a, to output z=ln(a) that is also a floating-point value.

Datasheet:https://www.synopsys.com/dw/doc.php/doc/dwf/datasheets/dw_fp_ln.pdf

Trigonometric Block

DW_sincos This is a fixed point sine and cosine unit that calculates either WAVE = sin(πA) or cos(πA) by controlling the SIN_COS pin. A and WAVE are fixed point values. DW_sincos has two additional parameters: arch selects between the area-optimized and speed-optimized, and err_range allows you to choose the error range between 1 ulp error and 2 ulp error.

Datasheet: https://www.synopsys.com/dw/doc.php/doc/dwf/datasheets/dw_sincos.pdf

Arithmetic and Combinational

The other new arithmetic and combinational Building Block IP are:

DW_ln: computes the natural logarithm (ln) of an input "a" in fixed-point format. The input must be in the range [1,2) (normalized input) and therefore the output is in the range [0, ln(2)).

Datasheet: https://www.synopsys.com/dw/doc.php/doc/dwf/datasheets/dw_ln.pdf

DW_decode_en: decodes an address on input port "a" to a single bit line on output port "b." A decoder with width = n bits has 2n bits at the output, where each output with index I becomes active when en = 1 (enable input) and input a = i.

Datasheet: https://www.synopsys.com/dw/doc.php/doc/dwf/datasheets/dw_decode_en.pdf

DW_thermdec: decodes a binary value present at input port a and sets contiguous bits of the output port b, depending on the enable input (en). A thermometer decoder with input width = n bits has 2n bits at the output, where each output with index j ≤ i becomes active when en = 1 (enable input) and input a = i. When en = 0 none of the output bits are active.

Datasheet: https://www.synopsys.com/dw/doc.php/doc/dwf/datasheets/dw_thermdec.pdf

Where to find 2008.09 DesignWare Building Blocks

For the complete list of DesignWare Building Block IP and their datasheets , visit:

http://www.synopsys.com/dw/buildingblock.php

If you are using any older version of Design Compiler (2007.12 or 2007.03), you can still use the latest version DesignWare Building Blocks. The DesignWare tar ball is available on the following page:

http://www.synopsys.com/dw/buildingblock_dl.php

To get automatic bug notifications, enhancements and new release information, you can subscribe to mydesignware.com, more information on subscribing to mydesignware.com see the following article:

http://www.synopsys.com/dw/dwtb.php?a=mydesignware