| |||||||||||||||||||||||||||||||
 DesignWare Electronic Software Transfer (EST) DesignWare Building Block IP for DC October 2008 EST Release (DWBB_0810) April 2008 EST Release (DWBB_0803) December 2007 EST Release (DWBB_0712) August 2007 EST Release (DWBB_0708) April 2007 EST Release (DWBB_0704) June 2006 EST Release (DWBB_0606) DesignWare Building Block IP for VCSMX October 2008 EST Release (DWBB_0810) April 2008 EST Release (DWBB_0803) December 2007 EST Release (DWBB_0712) August 2007 EST Release (DWBB_0708) April 2007 EST Release (DWBB_0704) June 2006 EST Release (DWBB_0606) DesignWare Building Block IP for DC FPGA June 2006 EST Release (DWBB_0606) Other Downloads Notes for EST Download Located in the Release Notes for this EST release, users will find instructions on how to run reanalysis scripts. Located within the /dw/scripts/ root directory, these scripts are installed as part of this EST. Upon execution, these scripts will analyze all existing Building Block components within your /dw/ tree to ensure compatibility with the latest versions of Synopsys Synthesis and/or VHDL simulation tool releases. You will need to run these scripts after have installed a newer version of Synopsys Synthesis or VCS MX and you have installed this EST release. Executing these scripts requires write permission to the Synopsys tools directory tree. For details, please refer to the instructions located in the Release Notes. For more information on the DesignWare Library or the extensive implementation and verification IP offerings from the DesignWare family of products, please visit the DesignWare home page. For Assistance:
|
|||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||
