SNUG Singapore 2006 Proceedings
2012|2011|2010|2009|2008
 Sort proceedings by:


User Papers and Presentations
User Sessions
(What we will probably lose if we don't) Migrate to DFT-Max
Author(s): Teh Chi Chiang [ST Microelectronics]
PaperPresentation

Advanced Atomistic Process and Device Modeling for Optimizing CMOS Devices
Author(s): Yisuo Li, B. Colombeau, F. Bénistant, C. Mok [Chartered Semiconductor Manufacturing], M. Jaraiz [University of Valladolid]
PaperPresentation

Enhancing Defect Limited Yield using Astro/ICC Advance Feature (2nd Place - Best Paper)
Author(s): Shaik Khaja Sharif , Prashanth Sagar [Chartered Semiconductor Manufacturing], Dr. Ara Markosian [Ponte Solutions]
PaperPresentation

Monte Carlo Statistical Analysis for Dynamic Power Simulation of RTL Designs using Synopsys Power Compiler
Author(s): Ravi Kumar Satzoda, Chip-Hong Chang, Thambipillai Srikanthan, [Nanyang Technological University]
PaperPresentation

Power Analysis Flow for SoC
Author(s): Shibu Menon [ST Microelectronics]
PaperPresentation

Power Estimation Methodology using Nanosim
Author(s): Lim Jin Sean, Liu Chin Foon [Intel Corp.]
PaperPresentation

Rapid Static Timing Analysis with ILM
Author(s): Kok Tiong Tee, Aan Chien Tan [Intel Corp.]
PaperPresentation

Routing Avoidance, Analysis and Solving Techniques on Chipset Hierarchical CBD (1st Place - Best Paper)
Author(s): Luck Kuan Tee, Kok Tiong Tee [Intel Corp.]
PaperPresentation

Statistical Modeling for Monte Carlo Simulation using Hspice
Author(s): Kerwin Khu [Chartered Semiconductor Manufacturing]
PaperPresentation


  © 2013 Synopsys, Inc. All Rights Reserved.
Contact us  |  Locations  |   Privacy  |  Legal   RSS   Twitter   LinkedIn   Facebook   YouTube