A Structured Methodology for Verifying Low Power Designs

Power management and low power design introduce a new assortment of bugs and failure mechanisms to IC designs. The task of verification, already a critical path to the delivery of the chip, now needs to take on additional tests and flows to ensure the power management scheme is functional.

The complexity of power management and the broad spectrum of design scenarios could easily lead to escaped bugs without a rigorous methodology in place. In this webinar, we focus first on the complexities and changes brought about in the low power era and the bug types that are new to low power design. We then cover the process of rigorous verification for low power and present a structured and reusable methodology for low power. The webinar highlights the VMM extensions to base classes for low power that can be quickly used to replicate an efficient verification environment for low power designs. All the concepts covered in this webinar are detailed in the recently published Verification Methodology Manual for Low Power (VMM-LP), which customers of Synopsys can download in a PDF form from the VMM Central Web site.

Required Required Fields

Business Email:Required
First Name:Required
Last Name:Required
Job Title:Required

Verification Code:Required Verification Code (What is this?)