minPower Components
Low power datapath architectures and instantiable IP extends battery life in mobile applications and reduces power consumption for SoCs
Formality® Introduces Combinational Equivalence Checking for Retimed Designs
Equivalency checking is an important and necessary step to verify the functional correctness of a design’s implementation. However, conducting retiming during design implementation often made functional verification impossible. This paper discusses the specific verification challenges of retimed design verification and a new technology deployed by Synopsys that extends the reach of equivalence checking to include previously unsolvable retimed designs.Synopsys is pleased to make available to its customers and prospective customers a paper that discusses new technology focused on solving this challenge, free of charge.Please enter your email address then click 'Continue >>'.
PERSONAL INFORMATION USE:
Synopsys will not share your personal information with anyone unless it obtains your prior approval. Synopsys may, however, provide aggregate market research data to other organizations as well as share the information you provide to Synopsys worldwide subsidiaries and business partners. By registering, you agree to the terms of the Synopsys Privacy Policy.
RSS