HOME    TOOLS    VERIFICATION

Synopsys Formality White Papers

Debugging Non-equivalent Designs Using Formality

It is important to have a basic understanding of how to investigate verification failures in order to get things back on track as quickly as possible. Using debugging tools becomes very important as chip design cycles shorten, and time to tape-out is just around the corner.

Please enter your business email address then click 'continue >>'.

Business Email: