Virtual Prototyping
Accelerate pre-RTL embedded software development, hardware/software integration, and system validation
Architecture Design
Quickly explore tradeoffs in your SoC architecture to achieve optimal product performance and cost to avoid over- or under-design
FPGA-Based Prototyping
Accelerate the creation of your ASIC prototype with a high-speed hardware prototyping environment including a comprehensive software flow
Core Optimization
Differentiate your product with the right combination of performance, power and area for your most design-critical cores
Design Flow Deployment
Optimize your design flow to address the latest design challenges
Physical Design Assistance
Leverage our tape-out proven flows and project experience to implement your very-deep submicron chip
IP Integration & SoC Verification
Get to market faster and reduce SoC design and verification cost by applying best practices in RTL creation and functional verification
Overview Synopsys VIP for Fibre Channel includes Initiator and Target Components with support for L, N and F ports and all speeds including 8Gb. It has a SAM 3/4 application layer exerciser for both unit and system-level testing. The Synopsys VIP for Fibre Channel includes 16Gb PCS and 10Gb XAUI/XFI.
Protocol
Interfaces
Methodologies
Simulators
Fibre Channel
10/20 bit PHY, 8b encoder, 32b DWord
UVM, Verilog
VCS, Questa, IUS
Please complete the following form then click 'continue >>' to complete the download. Note: By registering, you acknowledge and agree to the terms of the Synopsys Privacy Policy.
