ZEMI-3: Behavioral SystemVerilog Compiler for Transactor BFMs
The key to high-performance transaction-based emulation is the Bus Functional Model (BFM) that converts high-level messages on the testbench side into signal-level activity on the design side. The BFM must be synthesized in hardware and emulated next to the DUT in order to achieve both high transaction performance and perfect cycle accuracy. Historically, writing that BFM was the main challenge of transaction-based emulation, requiring expertise in both software and RTL design.
To download this paper, please complete the form below and click the "continue >>" button.