HOME    TOOLS    IMPLEMENTATION & SIGN-OFF    RTL SYNTHESIS & TEST    TEST    SYNOPSYS AT ITC 2013
Synopsys Test SIG Event at ITC 2013
Higher Quality, Lower Cost. Faster.

Thank you for your interest in the Test SIG at ITC 2013. Please complete this brief survey to register. (Your answers and information will remain confidential.)

Shortly after submitting the form, you will receive an email confirmation for your records. We look forward to seeing you at the event!

Required Required Fields

Business Email:Required
First Name:Required
Last Name:Required
Job Title:Required
Company:Required
Division:Optional
Country:Required
Address 1:Optional
Address 2:Optional
City:Optional
State/Province:
Optional
Postal/Zip Code:Optional
Phone:Optional
Meal Choice:RequiredVegetarian        Non-Vegetarian

1. Which of the following best describes your activities?
DFT implementation
CAD/software development
Test program development
Test methodology/architecture
Yield engineering and failure analysis
Other

2. Which of the following best describes your role?
Individual contributor
Manager
Consultant or Contractor
Academic
Other

3. If you use compression, what is the typical number of scan inputs per CODEC for testing your designs?
(Select the CLOSEST from the following)
1 scanin pin
2-3 scanin pins
4-7 scanin pins
8-32 scanin pins
>32 scanin pins
I don't know
N/A

4. If your designs use DFTMAX, do you use serializer for pin-limited test?
Yes
No
I don't know
N/A

5. What is the maximum operating frequency of your tester(s) for scan data?
(Select the CLOSEST from the following)
<10 MHz
10-49 MHz
50-100 MHz
>100 MHz
I don't know.
N/A

6. What is your typical internal scan shift frequency?
(Select the CLOSEST from the following)
<10 MHz
10-49 MHz
50-100 MHz
>100 MHz
I don't know
N/A

7. Which fault models do you use today and in your next design?
(Check all that apply)

Today
Transition delay
Slack-based transition delay
Path delay
Bridging
N-Detect
Internal cell
IDDQ
Next Design
Transition delay
Slack-based transition delay
Path delay
Bridging
N-Detect
Internal cell
IDDQ

8. Which methodologies do you use today and in your next design?
(Check all that apply)

Today
IEEE 1500
IEEE P1687
In-system self-test
Speed binning
Power-aware ATPG
Test points (control/observe)
3D-IC design
Volume diagnostics
Next Design
IEEE 1500
IEEE P1687
In-system self-test
Speed binning
Power-aware ATPG
Test points (control/observe)
3D-IC design
Volume diagnostics

9. For each test capability, which vendor solution do you use most often?
(Choose only ONE vendor for each capability)
















Cadence














Mentor














Synopsys














In-house














Other














N/A














10. For the test capabilities you require, please indicate how much improvement is needed:
(1 - Least improvement needed, 5 - Most improvement needed)
















  1














  2














  3














  4














  5














11. If you have additional comments, please add them here:



Please enter the verification code shown below: (What is this?)
Verification Code