This edition presents a case study for a high-efficiency silicon solar-cell whose structure requires 3D simulation. The second article describes a 32-nm CMOS simulation flow, which showcases the latest Sentaurus capabilities for modeling stress engineering and high-k/metal gate processes.
Please fill out the registration form to download a PDF of this TCAD Newsletter issue.
Please register with your official email ID (company or university). Other commercial email IDs (yahoo, gmail, etc.) will not be accepted.