Virtual Prototyping
Accelerate pre-RTL embedded software development, hardware/software integration, and system validation
Architecture Design
Quickly explore tradeoffs in your SoC architecture to achieve optimal product performance and cost to avoid over- or under-design
FPGA-Based Prototyping
Accelerate the creation of your ASIC prototype with a high-speed hardware prototyping environment including a comprehensive software flow
Core Optimization
Differentiate your product with the right combination of performance, power and area for your most design-critical cores
Design Flow Deployment
Optimize your design flow to address the latest design challenges
Physical Design Assistance
Leverage our tape-out proven flows and project experience to implement your very-deep submicron chip
IP Integration & SoC Verification
Get to market faster and reduce SoC design and verification cost by applying best practices in RTL creation and functional verification
This issue has a special focus on power device technologies in view of the 2010 International Symposium on Power Semiconductor Devices and ICs (ISPSD). Simulations focus on silicon-based devices and on the new areas opened up by silicon carbide (SiC) and gallium nitride (GaN). In addition, there is a concise article on a new oxidation feature in Sentaurus Process Kinetic Monte Carlo.