HOME    SYSTEMS

FPGA-Based Prototyping Datasheet Download

SRAM_1x1_HTII Daughter Board

The SRAM_1x1_HTII board contains a synchronous SRAM subsystem. The memory is organized in 2Mx72 bits. The default operation mode is Pipeline.

Please complete the following form then click 'continue >>' to complete the download.   Note: By registering, you acknowledge and agree to the terms of the Synopsys Privacy Policy.

Required Required Fields

Business Email:Required
First Name:Required
Last Name:Required
Phone:Required
Job Role:Required
Job Title:Required
Company:Required
Division:Optional
Country:Required
Address 1:Required
Address 2:Optional
City:Required
State/Province:
Optional
Postal/Zip Code:Required


(requires browser cookies to be enabled)