Virtual Prototyping
Accelerate pre-RTL embedded software development, hardware/software integration, and system validation
Architecture Design
Quickly explore tradeoffs in your SoC architecture to achieve optimal product performance and cost to avoid over- or under-design
FPGA-Based Prototyping
Accelerate the creation of your ASIC prototype with a high-speed hardware prototyping environment including a comprehensive software flow
Core Optimization
Differentiate your product with the right combination of performance, power and area for your most design-critical cores
Design Flow Deployment
Optimize your design flow to address the latest design challenges
Physical Design Assistance
Leverage our tape-out proven flows and project experience to implement your very-deep submicron chip
IP Integration & SoC Verification
Get to market faster and reduce SoC design and verification cost by applying best practices in RTL creation and functional verification
Each issue of the Saber eUpdate explores system reliability and performance solutions through Robust Design methods applied to power electronics, sensing, and actuation systems. Practical examples of virtual prototyping methods are provided using the capabilities of the Saber simulator, models, and tools.
To register for the Saber eUpdate Newsletter, please complete the short form below. You will be asked to verify and activate your subscription so please use your corporate domain email address to subscribe. By clicking 'Subscribe', you acknowledge that you are "opting in" to receive Saber eUpdate email updates. Thank you.
All fields are required to subscribe.
Please enter the verification code shown below: (What is this?)
