HOME    TOOLS    IMPLEMENTATION & SIGNOFF    RTL SYNTHESIS & TEST
Design Compiler White Paper

Maximizing Productivity with DC 2009.06

Design Compiler boosts designer’s productivity with many advanced features. This white paper describes methods to achieve faster runtimes on multicore machines and improved QoR using concurrent optimizations across multiple corners and modes.

To download this white paper, please complete the form below and click the "Download" button.


Required Required Fields

Email Address:Required
First Name:Required
Last Name:Required
Job Title:Required
Company:Required
Division:Optional
Address:Required
City:Required
State/Province:Required
Postal/Zip Code:Required
Country:Required
Phone:Required


PERSONAL INFORMATION USE:
Synopsys will not share your personal information with anyone unless it obtains your prior approval. Synopsys may, however, provide aggregate market research data to other organizations as well as share the information you provide to Synopsys worldwide subsidiaries and business partners.
By registering, you agree to the terms of the Synopsys Privacy Policy.


Please enter the verification code shown below: (What is this?)
Verification Code