HOME    TOOLS    IMPLEMENTATION & SIGNOFF    RTL SYNTHESIS & TEST

Low Power Design Made Easy

Create, Visualize, and Debug Your Power Intent

This presentation outlines the various steps to easily generate, view, refine and debug the power intent of your design, as specified with the IEEE 1801 (UPF) format, and show you effective techniques to speed up the implementation of your advanced low power designs.

To download this presentation, please complete the form below and click the "download" button.

Required Required Fields

Business Email:Required
First Name:Required
Last Name:Required
Phone:Optional
Job Title:Required
Company:Required
Division:Optional
Country:Required
Address 1:Required
Address 2:Optional
City:Required
State/Province:
Optional
Postal/Zip Code:Required

Required 1.  Are you designing with multi-voltage techniques today?

Required 2.  Are you using UPF as a power intent format today?


Required 3.  What is your level of expertise using a power intent format based flow?



Required 4.  Where do you feel it's appropriate to use UPF power intent in your design flow? (check all that apply)





Verification Code:Required Verification Code (What is this?)

(requires browser cookies to be enabled)