Prototyping Brochure Download

My RTL is an Alien!

FPGA-based prototyping is gaining popularity because it provides an economical way to functionally verify an ASIC design by creating a prototype that runs close to “at speed.” FPGA-based prototypes also provide a great platform for early system software development. However, FPGA architectures include resources, building blocks, power circuitry, and clocks that are fundamentally different from those of an ASIC. With over 70% of today's ASICs and systems-on-chips (SoCs) being prototyped in an FPGA, designers are looking for ways to ease the creation of FPGA-based prototypes directly from the ASIC design source files.

This paper focuses on how to create an automated process that converts ASIC design source files into a working FPGA. The techniques described will allow you to maintain one “golden” set of files that will work in both your ASIC and FPGA design environment so that, with each new revision of your ASIC design, you will be able to quickly create a revised FPGA-based prototype. This whitepaper complements the FPGA-Based Prototyping Methodology Manual, and several other documents that are available from Synopsys and listed at the end of this paper.

You will learn how to

1. Create a reproducible scripted process for converting your ASIC design into a working FPGA-based prototype system. This is a way to batch automate the conversion process so that it can be re-run with each new ASIC “design drop.” It can be done using a combination of netlistediting functions, compiler constraints, 'define and ‘ifdef directives, and Tcl/Find scripting.
2. Take ASIC design source files and add side files that render the design FPGA friendly to ensure that the design is synthesizable into the FPGA architecture and system. Topics covered will include reading the design in from the simulation verification environment, clock conversion, memory conversion, low power circuitry, and how to accommodate designs that contain ASIC IP.
3. Obtain an initial working prototype as fast as possible.
4. Meet design performance targets in the resulting FPGA-based prototype by tuning the initial prototype.

Please complete the following form then click 'continue >>' to complete the download.   Note: By registering, you acknowledge and agree to the terms of the Synopsys Privacy Policy.

Required Fields
Business Email:
First Name:
Last Name:
Phone:
Company:
Country/Region:		Afghanistan Albania Algeria Andorra Angola Antigua and Barbuda Argentina Armenia Australia Austria Azerbaijan Bahamas The Bahrain Bangladesh Barbados Belarus Belgium Belize Benin Bhutan Bolivia Bosnia and Herzegovina Botswana Brazil Brunei Bulgaria Burkina Faso Burundi Cambodia Cameroon Canada Cape Verde Cayman Islands Central African Republic Chad Chile China Colombia Comoros Congo Congo (DRC) Costa Rica Cote d Ivoire Croatia Cuba Cyprus Czech Republic Denmark Djibouti Dominica Dominican Republic Ecuador Egypt El Salvador Equatorial Guinea Eritrea Estonia Ethiopia Fiji Finland France Gabon Gambia The Georgia Germany Ghana Greece Greenland Grenada Guatemala Guinea Guinea-Bissau Guyana Haiti Honduras Hong Kong (SAR) Hungary Iceland India Indonesia Iran Iraq Ireland Israel Italy Jamaica Japan Jordan Kazakhstan Kenya Kiribati Korea, North Korea, South Kuwait Kyrgyzstan Laos Latvia Lebanon Lesotho Liberia Libya Liechtenstein Lithuania Luxembourg Macau (SAR) Macedonia Madagascar Malawi Malaysia Maldives Mali Malta Marshall Islands Mauritania Mauritius Mexico Micronesia Moldova Monaco Mongolia Morocco Mozambique Myanmar Namibia Nauru Nepal Netherlands New Zealand Nicaragua Niger Nigeria Norway Oman Pakistan Palau Panama Papua New Guinea Paraguay Peru Philippines Poland Portugal Puerto Rico Qatar Romania Russia Rwanda Saint Kitts and Nevis Saint Lucia Saint Vincent and the Grenadines Samoa San Marino Sao Tome and Principe Saudi Arabia Senegal Serbia and Montenegro Seychelles Sierra Leone Singapore Slovakia Slovenia Solomon Islands Somalia South Africa Spain Sri Lanka Sudan Suriname Swaziland Sweden Switzerland Syria Taiwan Tajikistan Tanzania Thailand Timor-Leste Togo Tonga Trinidad and Tobago Tunisia Turkey Turkmenistan Tuvalu Uganda Ukraine United Arab Emirates United Kingdom United States Uruguay Uzbekistan Vanuatu Vatican City Venezuela Vietnam Yemen Zambia Zimbabwe
Address:
City:
State/Province: Province: State:		Alberta British Columbia Manitoba New Brunswick Newfoundland and Labrador Nova Scotia Ontario Prince Edward Island Quebec Saskatchewan Yukon Alabama Alaska Arizona Arkansas California Colorado Connecticut Delaware District of Columbia Florida Georgia Hawaii Idaho Illinois Indiana Iowa Kansas Kentucky Louisiana Maine Maryland Massachusetts Michigan Minnesota Mississippi Missouri Montana Nebraska Nevada New Hampshire New Jersey New Mexico New York North Carolina North Dakota Ohio Oklahoma Oregon Pennsylvania Rhode Island South Carolina South Dakota Tennessee Texas Utah Vermont Virginia Washington West Virginia Wisconsin Wyoming

How is your current FPGA design being used? For prototyping an ASIC/SoC Being shipped in an end product

What is the primary challenge you face in FPGA design? Making my ASIC design FPGA-ready so that I can get my first prototype done quickly Debug and Analysis/Iteration Runtimes Mitigating Soft Errors Implementing Signal Processing Getting Timing closure and achieving target performance Creating Large Designs/Fast Turnaround Time Cost - Build vs. Buy Proof of concept

What is a secondary challenge you face in FPGA design? Making my ASIC design FPGA-ready so that I can get my first prototype done quickly Debug and Analysis/Iteration Runtimes Mitigating Soft Errors Implementing Signal Processing Getting Timing closure and achieving target performance Creating Large Designs/Fast Turnaround Time Cost - Build vs. Buy Proof of concept

Contact me regarding this inquiry

I authorize Synopsys and its distributors to contact me by email and telephone to provide information about its products and services. I understand that I can change my preference at any time by clicking "Unsubscribe" or by accessing Synopsys' Subscriptions Center, and that my personal data will be handled subject to the Synopsys Privacy Policy.