Virtual Prototyping
Accelerate pre-RTL embedded software development, hardware/software integration, and system validation
Architecture Design
Quickly explore tradeoffs in your SoC architecture to achieve optimal product performance and cost to avoid over- or under-design
FPGA-Based Prototyping
Accelerate the creation of your ASIC prototype with a high-speed hardware prototyping environment including a comprehensive software flow
Core Optimization
Differentiate your product with the right combination of performance, power and area for your most design-critical cores
Design Flow Deployment
Optimize your design flow to address the latest design challenges
Physical Design Assistance
Leverage our tape-out proven flows and project experience to implement your very-deep submicron chip
IP Integration & SoC Verification
Get to market faster and reduce SoC design and verification cost by applying best practices in RTL creation and functional verification
In this issue of Synopsys Journal, we look at management strategies and their relationship to the design of SoCs. Andrew Chang, Vice President of Corporate Planning and Operations for fabless semiconductor company Mediatek, describes how his company is optimizing its SoC development processes by collaborating on a set of management initiatives. Ronald Collett, President and CEO of Numetrics Management Systems, acknowledges that in an increasing competitive semiconductor industry, one way to differentiate is to boost integrated circuit development productivity through efficiency measures. And Don Chan, Vice President of Corporate Applications Engineering at Synopsys pursues the productivity theme and considers the shift from best-in-class tools to best-in-class flows. He looks at the evolution of the design flow, and at how customers now use multiple methodologies for their toughest designs.
To download this issue of the Synopsys Journal, please complete the form below and click the "Download" button.
Please enter the verification code shown below: (What is this?)
