Today's designs are large and very complex, requiring hierarchical planning and implementation methodologies. A fast, accurate solution enables design teams to converge on the best solution more quickly within the time scheduled for floor plan exploration. IC Compiler II provides a solution that enables designers to find the best floor plan for implementation, quickly.
To download this paper, please complete the form below and click the "continue >>" button.
Note: By registering, you acknowledge and agree to the terms of the Synopsys Privacy Policy.