minPower Components
Low power datapath architectures and instantiable IP extends battery life in mobile applications and reduces power consumption for SoCs
With the predominance of mobile devices, the rising cost of energy, and an increasing sensitivity to green practices, low power consumption has become a major concern for design engineers. This FREE paper will outline some best practices for low power design and explain how IC Compiler, a key part of Synopsys' Eclypse™ Low Power Solution, delivers low power clock tree synthesis (CTS) that concurrently achieves the lowest design power and the best possible performance and area.
Note: All fields are required unless specified as (not required).
Contact Information:
Email Address:
First Name:
Last Name:
Job Title:
Company:
Division: (Not required)
Address:
City:
State/Province:
Postal/Zip Code:
Country:
Phone:
PERSONAL INFORMATION USE:
Synopsys will not share your personal information with anyone unless it obtains your prior approval. Synopsys may, however, provide aggregate market research data to other organizations as well as share the information you provide to Synopsys worldwide subsidiaries and business partners. By registering, you agree to the terms of the Synopsys Privacy Policy.
Please enter the verification code shown below: (What is this?)
RSS