Synopsys Logo
    HELPING YOU DESIGN THE CHIP INSIDE


DESIGN IMPLEMENTATION
VERIFICATION
INTELLECTUAL PROPERTY
DFM/TCAD
DESIGN SERVICES
Arrow NEWSROOM
Arrow PLATFORM & RELEASES
Arrow PUBLICATIONS
Arrow CUSTOMER EDUCATION

Arrow SOLVNET
Arrow SEARCH FOR IP
Arrow SVP CAFE
Arrow SNUG
DesignWare
DesignWare® USB 2.0 nanoPHY Whitepaper

Please complete the following form then click 'Access the Whitepaper >>'.


Required Required Fields

Email Address:Required
First Name:Required
Last Name:Required
Job Title:Required
Company Name:Required
Division:Optional
Address:Required
City:Required
State/Province:Required
Postal/Zip Code:Required
Country:Required
Phone:Required

Would you like to be contacted by Synopsys?   
If Yes, how would you like to be contacted?   

Required1. When are you planning to use the USB 2.0 PHY in your design?
       0-6 months
       6-12 months
       over 12 months
       Not planning

Required2. What technology process are you targeting? (Check all that apply)
       65nm LP
       65nm G
       130nm LP
       130nm G
       90nm LP
       90nm G
       Other, please specify:

Required3. What USB 2.0 PHY configuration will you require?
       Single Port
       Multi-Port, please specify number of ports:
       On-the-Go (OTG)


PERSONAL INFORMATION USE:
Synopsys will not share your personal information with anyone unless it obtains your prior approval. Synopsys may, however, provide aggregate market research data to other organizations as well as share the information you provide to Synopsys worldwide subsidiaries and business partners.

By registering, you agree to the terms of the Synopsys Privacy Policy.