HOME    COMMUNITY    SYNOPSYS USERS GROUP
Synopsys Users Group

SNUG Israel 2005 Proceedings


User Papers and Presentations
A1: Functional Verification Techniques
Module and System Level Verification Environment for System On Chip Devices
Author(s): Yehezkiel Tzadik, Eli David [Intrinsix Israel Ltd]
Paper Presentation

Off-line Debugging and Testing of On-Line Checkers
Author(s): Mark Mostow [IBM]
Paper Presentation

PCI Bridge Verification with Synopsys VIP
Author(s): Ohad Tzadik [Adimos Wireless Multimedia]
Paper Presentation

A2: Low Power Techniques
How to Save Power in High-Frequency Design
Author(s): Ina Shtarkberg, Oleg Milter [Intel Corporation]
Paper Presentation

Integration of Power Analysis and Optimization in the ASIC Design Flow
Author(s): Efi Dalumi [Conexant Systems Inc]
Paper Presentation

PrimeTime Tool for Noise Aware Multi VT Optimization
Author(s): Asaf Shoham, Eddie Reizin, Gil Moran [Freescale Semiconductor Israel]
Paper Presentation

A3: Physical Design
An Automated Datapath Placement and Routing Flow Using Astro
Author(s): Baruch Gudesblat, Andreas Olofsson [Analog Devices Israel]
Paper Presentation

Embedding PrimeTime In All Implementation Flow Steps
Author(s): Roy Mimran [Tower Semiconductor Ltd]
Paper Presentation

Fixing Hold (min_delay) Violations with Physical Compiler after Back-Annotation in Min/Max Mode
Author(s): Oren Porat [Freescale Semiconductor Israel]
Paper Presentation

B1: Transistor Level and Process Analysis
Design Guidelines for Successful Design and Timing Analysis of Semi-Custom Datapaths using Pathmill (1st Place - Best Paper)
Author(s): Andreas Olofsson, Henri Meirov [Analog Devices Israel]
Paper Presentation

From DRM to Design - Creation of Parasitics Extraction Process Description
Author(s): Ezra Cohen-Yashar [Tower Semiconductor LTD]
Paper Presentation

B2: Analog Design Verification Techniques
Post Layout Circuit Verification of Memory Design Using Nanosim
Author(s): Natan Yahav [Freescale Semiconductor Israel]
Paper Presentation

Verification Methodology for Mixed Analog/Digital Chips
Author(s): Nimrod Blatt [National Semiconductor]
Paper Presentation

B3: Logic Design and Test
SystemVerilog's priority & unique - A Solution to Verilog's "full_case" & "parallel_case" Evil Twins!
Author(s): Clifford E. Cummings [Sunburst Design Inc]
Paper Presentation

Test Pattern Generation for Sub-Micron Chips
Author(s): Itai Yarom [Intel Corporation]
Paper Presentation

Tutorials
TA1
Power Management Techniques for Design Closure
Author(s):
Tutorial

TA2
Power Integrity Analysis to Ensure Design Reliability
Author(s):
Tutorial

TB
Synopsys 2004.06 Galaxy Signal Integrity Flow Updates and Best Practices: Sign-off with PrimeTime SI
Author(s):
Tutorial

TC
Design Compiler XG, Physical Compiler XG, Astro Recommended Methodology
Author(s):
Tutorial

TE1
Synopsys' Complete Verification Solution for Variety of Full Custom Analog Mixed-Signal Designs
Author(s):
Tutorial

TE2
CONTINUED (TE1): Synopsys' Complete Verification Solution for Variety of Full Custom Analog Mixed-Signal Designs
Author(s):
Tutorial