HOME    COMMUNITY    SYNOPSYS USERS GROUP
Synopsys Users Group

SNUG India 2008 Proceedings

User Papers and Presentations
AMS and More
Embedded DRAM Design / Behavioral Model Verification using ESPCV - Symbolic Simulation
Author(s): Antarpreet Singh, Shailendra Sharad, Manish Kumar Karna [STMicroelectronics Inc.]
Paper Presentation

Functional Validation of Memory - A Novel Approach
Author(s): Minakshi Das, Raghu Kodali [ARM]
Paper Presentation

Reducing Library Design Effort with Cadabra Layout Automation (1st Place - Best Paper, AMS)
Author(s): Saroj Kumar Satapathy, Pappu Satyanarayana [LSI Corporation], Vishnu Kanchi [Synopsys]
Paper Presentation

Transistor Level Extraction and Spice Analysis of Complex Clock Distribution System for 48 Channel 2.5Gbps PCIe SerDes
Author(s): Shrikrishna Mehetre, Prem Kishor, Chander Pal [Open-Silicon]
Paper Presentation

Physical Design
Advanced Low-Power and Optimization Techniques for MCMM Designs using ICC
Author(s): Narsimha Reddy Kodur, Gaurishankar Prafulla Gaikwad [AMD]
Paper Presentation

An ICC RP Based Flow to Attain the Best Area and Frequency for a Large 45nm IP Core
Author(s): Anirban Saha, Ravindra Sarda, Vishal Usapkar, Sreeram Chandrasekar, Yogendra Shukla [Texas Instruments]
Paper Presentation

Automatic Block Size Reduction With IC Compiler MinChip Technology
Author(s): Vineet Gupta, Abhishek Goel, Naveen Raina [STMicroelectronics]
Paper Presentation

Design of a High-Performance Processor in 45nm technology with ICCompiler
Author(s): Ananth Somayaji, Amit Jain, Abhishek Mishra, Sudipto Sarkar [Texas Instruments], Harissh Swaminathan [Synopsys]
Paper Presentation

Hierarchical Implementation of Cortex-A9 MPCore Multicore Processor with Galaxy Platform (1st Place - Best Paper, Physical Design)
Author(s): Saran Kumar Seethapathi, Arvind Kumar Sharma, Rahoul Varma [ARM], Subrata Sen [Synopsys]
Paper Presentation

Hierarchical Metal-Via Fill based on Configurable Fill Grid
Author(s): Dibyendu Goswami, Swami Gangadharan, Albert Holguin [Intel]
Paper Presentation

Leveraging MCMM and Hierarchical ILM of ICC to get optimal QOR and turn around time in 65nm large SOC
Author(s): Biswajit Patra [Qualcomm], Swapnil Garge [Synopsys]
Paper Presentation

Sign Off
Deploying NanoTime as the Next Generation Transistor-Level STA
Author(s): BhaaRathe Mallaiah Gowder, Krishnamachary Prathapuram, Sangeetha Bhanuvikraman, Vinod Kumar Reddy [KPIT Cummins]
Paper Presentation

Going Beyond the Milli-Volts of IRdrop
Author(s): Amit Basandrai, Dhori Kedar [STMicroelectronics], Rakesh Shenoy [Synopsys]
Paper Presentation

Methodology to Enable Fast and Efficient Crosstalk Closure for Large SOCs
Author(s): Chirag Gupta, Soujanna Sarkar [Texas Instruments]
Paper Presentation

Taping Out Very Large 65nm ASIC Designs in Affordable TAT using StarRCXT, PrimeTime, Hercules (1st Place - Best Paper, Sign-Off)
Author(s): K. A. Rajagopal, Thenappan Meyyappan, Ramesh Guzar, Suravi Bhowmik, Sabyasachi Sengupta [Texas Instruments]
Paper Presentation

Using DMSA for ReducingTiiming-ECO Iterations
Author(s): Vandana Dubbaka, Sridevi Warrier [Analog Devices]
Paper Presentation

Variation Aware Analysis using PrimeTime-VX
Author(s): Arvind N V, Ananth Somayaji, Abhishek Mishra, Ajoy Mandal, Hariprasad TT, Sandeep P [Texas Instruments]
Paper Presentation

Voltage Aware Static Timing Analysis : Need and Benefits
Author(s): Prashant Soraiyur, Neeraj Mishra [Texas Instruments]
Paper Presentation

Synthesis and Test
A Modular Implementation of DFTCMax for Ensuring Low Area Overheads and High Test Quality
Author(s): Rajesh Tiwari, Srivaths Ravi [Texas Instruments], Mohammed Hussain, Kuba Smieciuszewski [Synopsys]
Paper Presentation

Detection of High Resistance Bridge Defects using Slack Based Dynamic Bridging Fault Model
Author(s): Dibakar Gope [Birla Institute of Technology & Science], Srinivasulu Alampally, Srinivas Kumar Vooka, Rubin A. Parekhji [Texas Instruments]
Paper Presentation

Integrated Flow For Achieving Test Time Quality Balance
Author(s): Prasanth V, Prashant Kulkarni, Srinivas Vooka [Texas Instruments], Neha Mahajan [Thapar University]
Paper Presentation

Leveraging Formal Equivalence Methods for Fast and Accurate Power Estimation
Author(s): Jithendra Srinivas, Jairam S, Udayakumar H [Texas Instruments], Vikram Avaral [Synopsys]
Paper Presentation

Low Power DFT in Low Power Designs
Author(s): Swapnil Bahl, Rajiv Sarkar, Akhil Garg [STMicroelectronics]
Paper Presentation

Multiple Compressor for a Multi-Million gate Design
Author(s): Triveni Rachapalli, Sivakumar Katta [Qualcomm], Daryl Pereira, Paul Micheletti [Synopsys]
Paper Presentation

Register Cloning For Accelerated Design Closure (1st Place - Best Paper, Synthesis and Test)
Author(s): Aditya Ramachandran [Open-Silicon]
Paper Presentation

Verification
Addressing the Challenges in Full Chip Power Aware Functional Verification with MVSIM
Author(s): Prabhu Bhairi, Jacob Joseph, Amol Herlekar [Texas Instruments]
Paper Presentation

Challenges of Built In Self Test and Repair Verification
Author(s): Santoshkumar Jinagar, Nithin D Nagar, Divya Jayasree [IBM]
Paper Presentation

Establishing a Methodology for Early Validation of Multi Voltage RTL Designs
Author(s): Arijit Mukhopadhyay [Intel Corporation], Ajay Krishna Thiriveedhi, CV Sesha Sai Kumar [Synopsys]
Paper Presentation

Packet Based Verification Environment Using SV and VMM
Author(s): Ravi Kumar, Raman Kumar [Analog Devices]
Paper Presentation

SoC Gate Level Simulations (GLS) Cycle Time Reduction – Simulation Flow Enablers
Author(s): Rajat Sagar, Rama Kowsalya, Ashutosh Tiwari [Texas Instruments]
Paper Presentation

SystemVerilog: From Device Modelling to Emulation (1st Place - Best Paper, Verification)
Author(s): Yogesh Mittal [TranSwitch Corporation]
Paper Presentation

Transitioning a Platform Verification Environment to SystemVerilog
Author(s): Anand Shirahatti, Nitin Agrawal, Rakshit Singhal, Sankara Narayanan R N [NVIDIA]
Paper Presentation

Voltage Aware Static Rule Checks for Power Managed Designs
Author(s): Parthasarathy Narasimhan, Vaibhav Marathe,Chandramohan Vageesan [Cypress Semiconductor]
Paper Presentation

Tutorials
AMS and More
Achieving Lower Power and Smaller Area with USB Link Power Management & High Speed Inter Chip
Author(s):
Tutorial

FGPA "Synplified" Prototyping
Author(s):
Tutorial

Synopsys HSIMplus post-layout solution
Author(s):
Tutorial

Low Power
End-To-End Power Flow
Author(s):
Tutorial

Intro to UPF
Author(s):
Tutorial

Low Power Trends and Methodology
Author(s):
Tutorial

Physical Design
Concurrent Hierarchical Design Planning and Implementation Using Galaxy 2007.12
Author(s):
Tutorial

IC Compiler: 10X Faster Routing with ZRoute
Author(s):
Tutorial

ICC - Signoff Driven Design Closure
Author(s):
Tutorial

Sign Off
Getting the Best Performance out of PrimeTime
Author(s):
Tutorial

Synthesis and Test
Achieving Ultra-High Test Quality: Timing-and Power-Aware ATPG
Author(s):
Tutorial

Congestion Prediction and Reduction Using Design Compiler Graphical
Author(s):
Tutorial

Reference Methodologies for Design Compiler and IC Compiler
Author(s):
Tutorial

Verification
Advanced VMM : VMM Register Abstraction Layer
Author(s):
Tutorial

Effective Coverage Driven Verification using VMM and DesignWare VIP
Author(s):
Tutorial