Siloti
Visibility Automation System

Overview
The Siloti™ Visibility Automation System transforms your verification methodology by eliminating the overhead associated with recording data for all the signals in a design. Unique automation technology in the Siloti system provides full visibility of internal signals for complex IC and SoC designs by:

- Identifying the minimal set of signals that must be recorded
- Generating “on-demand” the rest of the signal data
- Correlating gate-level results to the RTL source code

Introduction
The Siloti system is used during full-chip simulation, allowing you to:

- Achieve full visibility into the functional operation of designs with minimal impact on verification performance
- Analyze and debug gate-level verification results on the RTL design
- Reduce overall verification time and cost

Figure 1: Siloti enables full debug visibility with minimum simulation cost
**Improve Verification Throughput and Predictability**

Powerful, breakthrough visibility automation technologies accelerate your process for understanding and correcting the causes of incorrect design behavior by:

- Deriving a minimum set of “essential” signals to be recorded during verification
- Analyzing the limited set of recorded signal data and automatically regenerating missing information
- Correlating signal data associated with low-level chip representations with corresponding RTL descriptions

**Inadequate Visibility Hampers Verification**

Observing enough signals to analyze and isolate the root causes of problems found during verification of large designs is increasingly difficult, expensive, and time-consuming due to:

- The massive amounts of data produced
- Performance degradation due to recording of signal data at verification runtime
- Limitations on the amount and type of signal data accessible using some hardware-based verification
- Difficulties in interpreting signal data recorded when simulating unfamiliar low-level design representations

**Visibility Automation Technologies**

The visibility automation technology in the Siloti system combines visibility analysis techniques and a data expansion engine to reduce the impact of observation on the performance of your critical design and verification resources.

**Visibility Analysis Engine**

- Analyzes RTL and netlist representations to determine the minimum set of essential signals required for full visibility when used with Siloti data expansion
- Provides the flexibility needed to target your entire design or only those blocks and signals of interest

**Data Expansion Engine**

- Automatically computes signal data for the signals you did not record based on the recorded essential signal data and design knowledge provided by RTL or netlist
- Optimizes the data regeneration process by computing “on-demand” only those values you require

In addition to these core capabilities, the optional Siloti Abstraction Correlation and Replay modules make visibility and verification of your gate-level verification results more efficient.

**Abstraction Correlation Module**

- Automatically maps gate-level verification results to RTL design descriptions
- Interoperates seamlessly with the data expansion engine, enabling you to analyze and debug with full visibility on the RTL design

**Replay Module**

- Operates on recorded essential signal data
- Enables incremental, timing-accurate simulations for specified time windows, eliminating the need for you to rerun full timing simulation when an error is detected
- Provides full visibility for all signals in specified time windows, enabling you to quickly analyze and debug timing errors

**Optimize Verification and Validation Methodologies**

The capabilities of the Siloti visibility automation system dramatically improve full-chip simulation, emulation, first-silicon prototype and silicon validation methodologies. It speeds comprehension of design operation when errors are discovered and enables better utilization of your verification resources by:

- Minimizing the set of signals recorded during simulation, thereby improving runtime performance and reducing dump file size while retaining full visibility
- Eliminating multiple simulation iterations typically required to isolate and fix problems
- Reducing the data that must be captured during slow, timing-accurate gate-level simulations
- Minimizing the set of signals probed during emulation or prototype operation, thus improving verification performance while retaining full visibility
- Correlating gate-level verification results back to RTL source for easy understanding and debug of design behavior
Accelerate Debug and Analysis

Seamless Integration Between Siloti and Verdi™

The Siloti visibility automation system is fully integrated with the Verdi automated debug system so that you can leverage the benefits of an “essential” signal dump to retain full visibility for the most efficient gate or RTL debug. You can move seamlessly between the Siloti system and the Verdi system regardless of how many or which signals in your design you record. The Verdi system will detect if the information being received is coming from the Siloti essential signal FSDB and will automatically invoke the data expansion engine to quickly recover the signal details with full visibility for debug. There is no need to switch back and forth between systems. You can take advantage of the powerful visualization and automation capabilities in the Verdi system to:

- Extract, isolate and display relevant logic in flexible and powerful design views
- Automate behavior tracing with unique behavior analysis technology
- Reveal the operation and interaction between the design, assertions and testbench

<table>
<thead>
<tr>
<th>Partial dump file</th>
<th>Siloti</th>
<th>Correlate gate values to RTL</th>
<th>Expand values in logic cone</th>
<th>Verdi</th>
<th>View and trace RTL values</th>
<th>Requests logic cone values</th>
</tr>
</thead>
</table>

Figure 3: The Siloti visibility automation environment provides the Verdi automated debug system with requested signal value data “on-demand,” optimizing performance and compute memory resources.

Eliminate Simulation Overhead

The Siloti visibility automation system helps solve the costly problem of decreased signal visibility during full-chip simulation, emulation, first-silicon prototyping and system validation. You can immediately realize the benefits of greater design comprehension, more predictable verification and validation cycles, and faster debug of complex ICs and SoCs.

For more information about Synopsys products, support services or training, visit us on the web at: www.synopsys.com, contact your local sales representative or call 650.584.5000.