English
|
日本サイ ト
|
中文网站
|
SOLVNET
Home
Tools
Verification
Low Power Verification
Blogs
Blogs
All Synopsys Blogs
Magic Blue Smoke
Discussing the challenges of low power ASIC design.
Godwin Maben
On Verification: A Software-to-Silicon
Exploring software-to-silicon verification.
Tom Borgstrom
The Standards Game
Observation, information and experiences with technical standards.
Karen Bartleson
Verification Martial Arts
Technical information and tutorials focusing on functional verification.
Janick Bergeron
All Synopsys Blogs
Webinar
Static Verification of Advanced Low Power Designs
WEBINAR
Finding LP Bugs in Advanced SoCs with Native Low Power Simulation
DAC Verification Lunch Videolog
SoC Leaders Verify with Synopsys
VMM FOR LOW POWER
Get your copy of the Verification Methodology Manual for Low Power (VMM-LP)
News
Toshiba Information Systems (Japan) Standardizes on VMM-LP Low Power....
Synopsys MVSIM Adopted for Low Power Verification of STw8500 Mobile SoC Platform
Synopsys Delivers 2x Verification Speed-up with VCS Multicore Technology
Synopsys Unveils CustomSim Unified Circuit Simulation Solution
Synopsys Introduces Discovery 2009 Delivering Faster, Unified Verification Solutions
ARM, Renesas Technology and Synopsys Define Industry's First Low-Power....
Synopsys Introduces the Eclypse Low Power Solution
More
All Synopsys News
Articles
Have You Really Verified Your Multi-rail, Low Power Design?
Experts At The Table: Low-Power Management and Verification
Low-Power Design Portal Serializes VMM-LP Chapters
Verifying Low Power Designs
Why Voltage-aware Verification Strategy Counts
Moore’s Law vs. Low Power
Low Power Verification Methodology: Is this a Case of Natural Evolution?
More
Blogs
Magic Blue Smoke
On Verification: A Software-to-Silicon
The Standards Game
Verification Martial Arts
More
White Papers
Low Power Verification for Multi-rail Cells
Decoupling Capacitance Estimation, Implementation and Verification: A Practical Approach for Deep Submicron SoCs
More
Webinars
A Hierarchical, Low Power Design Approach for Gigascale Designs
Verifying Advanced Low Power Designs
Static Verification of Advanced Low Power Designs
Simplifying Hierarchical LP Verification with Formality
Accurate Early Stage Power Estimation with PrimeTime PX
5X Faster PrimeTime Multivoltage Timing Signoff
Low Power Design Made Easy
More
Videos
VMM-LP Tutorial Video
DAC 2009: Coping with Modern AMS Challenges
DAC 2009: Solutions for Tough Verification Challenges
The Unique Challenge of Low Power Verification
The Birth of the VMM-LP
How Does the VMM-LP Benefit the Industry?
VMM User Forum Lunch Event: ARM, Ltd.
More
Search for IP
Discovery Platform
Low Power Solution
SNUG
© 2013 Synopsys, Inc. All Rights Reserved.
Contact us
|
Locations
|
Privacy
|
Legal
